On the Design of a 3D Network-on-Chip for Many-core SoC

m5141153 Akram Ben Ahmed Supervised by Prof. Ben Abdallah Abderazk April 5, 2012

The Universityy of Aizu

Global interconnects are becoming the principal performance bottleneck for high performance Systems-on-Chip (SoCs). Since the main purpose for this system is to shrink the size of the chip as smaller as possible while seeking at the same time for more scalability, higher bandwidth and lower latency. Conventional bus-based-systems are no longer reliable architecture for SoC due to a lack of scalability and parallelism integration, high latency and power dissipation, and low throughput. During this last decade, Network-on-Chip (NoC) has been proposed as a promising solution for future systems on chip design. It offers more scalability than the shared-bus based interconnection, allows more processors to operate concurrently.

Despite the higher scalability and parallelism integration offered by the Networkon-Chip (NoC) over the traditional shared-bus based systems, it's still not an ideal solution for future large scale Systems-on-Chip (SoCs), due to some limitations such as high power consumption, high cost communication, and low throughput. Recently, merging NoC to the third dimension (3D-NoC) has been proposed to deal with those problems, as it was a solution offering lower power consumption and higher speed.

In this this research, a 3D-NoC named OASIS (in short 3D-ONoC) has been designed to overcome the limitations of 2D-OASIS previously made in our research group. In this report we describe the 3D OASIS-NoC architecture in a fair amount of detail and present evaluation results and comparison between 3D and 2D OASIS.

Evaluation results show that despite the increasing hardware complexity, 3D-ONoC reduces the number of hops by 40% and also the average stall count by 74%. As a result the execution time improved by 36%. By increasing the traffic load with the Matrix

application, the execution time could be further enhanced from 36% obtained with one matrix multiplication to more than 41% with 1, 2, 3 and 4 matrix multiplications.

Contents

Chapter	1 Introduction	2
1.1	Background	2
1.2	Problems and Motivation	3
1.3	Report organization	7
Chapter	2 Related Works	8
2.1	3D-NoC versus 2D-NoC	8
2.2	3D-NoC router architecture	9
2.3	3D-NoC routing algorithms	10
Chapter	3 Look Ahead XYZ routing algorithm	14
Chapter	4 3D-ONoC System Architecture	20
4.1	Topology	20
4.2	Switching policy	22
4.3	Router architecture	25
	4.3.1 Input Port	27
	4.3.2 Switch Allocator	31
	4.3.3 Crossbar	37
4.4	Network interface	39
Chapter	5 Evaluation	46
5.1	Evaluation methodology	46
	5.1.1 JPEG encoder	46
	5.1.2 Matrix multiplication	49
5.2	Evaluation results	53
	5.2.1 Hardware complexity evaluation	53
	5.2.2 Performance analysis evaluation	55
Chapter	6 Conclusion and Future Work	63
Chapter	7 3D-OASIS Network-on-Chip with JPEG encoder and Matrix Mul-	
tiplic	cation Verilog-HDL code	69
7.1	3D-ONoC with JPEG encoder	73
7.2	3D-ONoC with 3x3 Matrix Multiplication	78

List of Figures

Figure 1.1	SoC architecture: (a) Shred-bus (b) Point-2-Point (c) NoC	3		
Figure 3.1 LA-X	Router pipeline stages: (a) conventional XYZ (b) LA-XYZ (c) YZ with no-load bypass.	15		
Figure 4.1	Configuration example of a 4x4x4 3D-ONoC mesh topology	23		
Figure 4.2	3D-ONOC flit format	25		
Figure 4.3 3D-ONoC pipeline stages: Buffer writing (BW), Routing Cal-				
culatio	on and Switch Allocation (RC/SA) and Crossbar Traversal stage			
(CT).		26		
Figure 4.4	Input-port module architecture	28		
Figure 4.5	Switch allocator circuit.	32		
Figure 4.6	Stall-Go flow control mechanism.	33		
Figure 4.7	Stall-Go flow control State machine	34		
Figure 4.8	Scheduling-Matrix priority assignment	36		
Figure 4.9	Crossbar circuit.	38		
Figure 4.10	Network Interface Architecture: (a) Transmitter (b) Receiver .	39		
Figure 4.11	Chip floor plan for a 2x2x2 3D-ONoC	43		
Figure 4.12	RTL view of 2x2x2 3D-ONoC.	45		
Figure 5.1	Task graph of the JPEG encoder	47		
Figure 5.2	Extended task graph of the JPEG encoder	48		
Figure 5.3 ONoC	JPEG encoder mapped onto: (a) 2x4 2D-ONoC (b) 2x2x2 3D-	49		
Figure 5.4	Matrix multiplication example: The multiplication of an ixk	.,		
matrix	A by a kx_i matrix B results in an ix_i matrix R	49		
Figure 5.5	Simple example demonstrating the Matrix multiplication calcu-			
lation				
Figure 5.6	3x3 matrix multiplication using (a) optimistic and (b) pessimistic			
mappi	ng approaches	52		
Figure 5.7	Execution time comparison between 3D and 2D ONoC	56		
Figure 5.8	Average number of hops comparison for both pessimistic and			
optimi	stic mapping: (a) 3x3 (b) 4x4 (c) 6x6	58		
Figure 5.9	Stall average count comparison between 3D and 2D ONoC	60		
Figure 5.10 Stall average count comparison between 3D and 2D ONoC with				
differe	nt traffic loads.	61		
	~			

April 5, 2012	Parallel Architecture Group	Akram Ben Ahmed TR2011		
Figure 5.11 Execution	n time comparison between 3D	and 2D ONoC with	62	

List of Tables

Table 5.1	Simulation parameters	54
Table 5.2	3D-ONoC hardware complexity compared with 2D-ONoC	55

Chapter 1 Introduction

1.1 Background

Following *Moore's law*, the number of transistors kept increasing along the past few decades. That made shrinking the chip size while maintaining high performance possible. This technology scaling has allowed Systems-on-Chip (SoCs) [1, 2] systems to grow continuously in component count and complexity. Which significantly led to some very challenging problems such us power dissipation, resource management etc. In particular, the interconnection network starts to play a more and more important role in determining the performance and also the power consumption of the entire chip [3]. Those factors made conventional bus-based-systems and *P2P* no longer reliable architectures for SoC, due to the lack of scalability and parallelism integration, high latency and power dissipation, and low throughput.

Network-on-Chip [1, 4] was introduced as a promising method that can respond to these issues. Based on a simple and scalable architecture platform, NoC connects processors, memories and other custom designs together using switching packets on a hop-by-hop basis, in order to provide a higher bandwidth and higher performance. Figure1.1 (a) and Fig.1.1 (b) show one of the most well-known architectures which



Figure 1.1: SoC architecture: (a) Shred-bus (b) Point-2-Point (c) NoC

are respectively Point-to-Point (*P2P*) and shared bus systems. As shown in Fig.1.1 (c), NoC architectures are based upon connecting segment (or wires) and switching blocks to combine the benefits of the two previous architectures while reducing their disadvantages, such us the large numbers of long wires in *P2P* and the lack of scalability in shared-bus systems.

1.2 Problems and Motivation

At the same time, future applications are getting more and more complex, demanding a good architecture to ensure a sufficient bandwidth for any transaction between memories and cores as well as communication between different cores on the same chip. All this factors made NoC not enough reliable for future systems, especially when we talk about hundreds of cores. This limitation comes basically from the high diameter that suffers from NoC. The network's diameter is the number of hops that a flit traverses in the longest possible minimal path between a (source, destination) pair. The diameter is important for the NoC design since a large network diameter has a negative impact on the worst case routing latency in the network. For all these facts, the seek for optimizing NoC-based architecture becomes more and more necessary, and many researches have been conducted to achieve this goal in various approaches, such as developing fast routers [5, 6, 7, 8] or designing new network topologies [9, 10, 11].

One of these proposed solutions was merging the Network-on-Chip to the third dimension. In the past few years, three dimensional integrated circuits (3D-ICs) [12] have attracted a lot of attention as a potential solution to resolve the interconnect bottle-neck. A three dimensional chip is a stack of multiple device layers with direct vertical interconnects tunneling through them [13, 14]. Researches made so far have shown that 3D-ICs can achieve higher packing density due to the addition of a third dimension to the conventional two-dimensional layout; and thanks to the reduced average interconnect length, 3D-ICs can achieve higher performance. Besides that, this reduction of total wiring, a lower interconnect power consumption can be obtained [15, 16], not forget to mention that circuitry is more immune to noise with 3D-ICs [12]. This may offer an opportunity to continue performance improvements using CMOS technology with smaller form factors, higher integration densities and supporting the realization

of mixed-technology chips [17]. As *Topol et al* in [16] stated, 3D-IC can improve the performance even in absence of scalability. Combining the NoC structure with the benefits of the 3D integration leads us to present 3D-NoC as a new architecture. This architecture responds to the scaling demands for future SoC, exploiting the short vertical links between the adjacent layers that can clearly enhance the system performance. This combination may provide a new horizon NoC design to satisfy the high requirements of future large scale applications.

One of the important design steps that should be taken care of while designing an 3D-NoC is to implement an efficient router, as it is the backbone of any NoC architecture. The router performance depends on many factors and techniques, such as the traffic pattern, the router pipeline design and the network topology. As *Feihui et al* in [18] mentioned, among these three factors we have less control over the traffic patterns compared with the topology and the pipeline design. Following this logic, and assuming the topology choice was already taken, one of the most important router enhancements that can be done is to improve the pipeline design, and then reducing the router delay. By reducing the pipeline delay, not only we decrease the per-hop delay, but also the whole network latency will be reduced.

On the other hand, the pipeline design is strongly associated with the routing algorithm adopted by the design. Routing is the process of determining the path that a flit should take between one source and one destination node. Routing algorithm can classified into minimal or non-minimal, depending on whether flits traveling from source to destination always use the minimal possible path or not. Minimal routing schemes are shorter and require less complex hardware, but allowing non-minimal routes increases the path diversity and decreases the network congestion. Also the routing algorithms can be adaptive, where routing decisions are made based on the network congestion status and other information about network links or buffer occupancy of the neighboring nodes, or alternatively are deterministic. Although there are a large number of sophisticated adaptive routing algorithms, but they could require more complex implementation than that of the deterministic ones. That's why deterministic routing schemes has been adopted for 3D-NoC designs. One of the well-known and well used routing schemes used in 3D-NoCs is the Dimension Order Routing (DOR) XYZ algorithm. XYZ is a simple scheme, easy to implement and free of deadlock and lifelock. But on the other hand, it suffers from a non-efficient pipeline stage usage. This can introduce an additional packet latency which has an important effect on the router delay and eventually on the system overall performance. Enhancing this algorithm while keeping its simplicity may improve the system performance by reducing the packet delay.

Previously, in our research group, we proposed a 2D-NoC named OASIS [4, 19, 20]. Although 2D-OASIS-NoC has its advantages over the shared-bus based systems, it has also some limitations such as high power consumption, high cost communication, and low throughput.

Starting from all these facts, the main motivation of this work is to propose a 3D-NoC named 3D-OASIS-NoC which is an extension to our 2D-OASIS-NoC. 3D-OASIS-NoC uses our proposed efficient routing scheme named Look-ahead-XYZ (LA-XYZ). This algorithm improves the router pipeline design by parallelizing some stages

while taking advantage at the same time of the simplicity of the conventional XYZ. As a result, this routing scheme aims to enhance the router performance thereby achieving a low-latency design.

In this report, we present a complete architecture and design of 3D-OASIS-NoC in a fair amount of details. Evaluation results are also presented using real applications (JPEG encoder and Matrix Multiplication). We provide more details about the different components of 3D-OASIS-NoC including our proposed Look-ahead-XYZ routing scheme (LA-XYZ) and its ability to optimize the router pipeline design. We show how our design can present a better performance by reducing the congestion, decreasing the execution time and the power consumption when compared with the previously designed 2D-OASIS-NoC system.

1.3 Report organization

The rest of this report is organized as follow: In Chapter 2, we present some related works. Our proposed Look-ahead-XYZ routing algorithm (LA-XYZ) is described in Chapter 3, and then the architecture of the 3D-OASIS-NoC system is described in details in Chapter 4. Chapter 5 presents evaluation methodology and results. Finally, we end the report with concluding remarks and future works in Chapter 6.

Chapter 2 Related Works

In this chapter, we present some of the related works to 3D-NoC. Starting from those who focused on the benefits of 3D-NoC when compared with 2D designs, passing by those who investigated about the router architecture and routing algorithms dedicated for 3D-NoC.

2.1 3D-NoC versus 2D-NoC

3D-NoC is a widely studied research topic, and many related works have been conducted until now. Few of them focused on the benefits of the 3D-NoC architecture over the traditional 2D-NoC design. *Feero et al* [21] showed that 3D-NoC has the ability to reduce latency and the energy per packet by decreasing the number of hopes by 40% which is a basic and important factor to evaluate the system performance [21].

Pavlidis et al [22] analyzed the zero-load latency and power consumption, and demonstrated that a decrease of 62% and 58% in power consumption can be achieved with 3D-NoC when compared to a traditional 2D-NoC topology for a network size of N=128 and N=256 nodes, respectively, where N is the number of cores connected in the network. This power consumption reduction can simply be related to the reduction of number of hops, since a flit has less hops to traverse to go from one source to its

destination, and that includes less buffer access, less switch arbitration, and less link and crossbar traversal. All of these factors will eventually lead to decrease the power consumption.

2.2 3D-NoC router architecture

Another part of the researches focused on the router architecture. For example, *Li et al* [23] has modified the conventional 7x7 3D router using a shared bus as a communication interface between the different layers of the router, to create a *3D NoC-Bus Hybrid* router. This kind of routers reduces in fact the number of ports in each router from 7 to 6, but on the other hand flits wishing to travel from one layer to another should compete the access to the shared bus, since it's the only inter-layer communication interface. This may lead to undesirable performance degradation especially under a heavy inter-layer traffic.

Yan et al [24], also proposed another architecture for the the 3D-router, by implementing all the vertical links into a single 3D-crossbar. In this case, the router has only 5 ports since we dont need any more additional ports for the vertical connections. This technique reduces the inter-layer distance, and makes the travel between the different layers in one single hop possible. But this router also engenders a high router cost besides the implementation complexity of such router, which cannot be acceptable for some simple application that actually does not need such a complex router.

For all these facts, we adopted for our design, as most of the 3D-NoC designs use, the conventional 7x7 3D-router, as it is the lowest cost among the other architectures and also the simplest to implement showing several properties like regularity, concurrent data transmission, and controlled electrical parameters [25, 26]. All the benefits are acquired while making sure that this low cost and simple implementation does not affect the performance of our system.

2.3 3D-NoC routing algorithms

Many routing algorithms have been proposed for MPSoC networks but most of them focus only on 2D-network topologies. Among all the studies conducted for 3D-NoC few of them focused on routing algorithms. Between the few proposed ones, there are some custom routing schemes that aims to reduce the power consumption and thermal power which is a very challenge design for 3D-NoC systems. For instance, *Ramanujam et al* [27] presented an oblivious routing algorithm called randomized partially minimal (RPM) that aims to load balance the traffic along the network improving then the worst case scenario. RPM sends packets to a random layer first, then route them along their X and Y dimensions using either XY or YX routing with equal probability. Finally packets are sent to their final destination along the Z dimension.

In a quiet similar technique, *Chao et al* [28] addressed the thermal power problem in 3D-NoC, which is one of the most important issues in the 3D-NoC designs. Starting from the fact the upper layer in the network detains the highest thermal power in the design, they proposed a thermal aware downward routing scheme that sends first the traffic to a downer layer, routes along the X and Y dimension before sending the packets back up to their destination layer. This technique avoids communication in upper layers, where the thermal power is more important than the downer ones, and then may reduce the overall thermal power in the design. Thus, ensuring thermal safety while Both of these two routing algorithms have their advantages in term of load balancing and thermal power reduction. But the routing used is not minimal, which effect in a direct way the number of hops. By adopting a non-minimal routing, the packet delay may increase in the system, especially when we talk about a large number of connected nodes.

To ensure a minimal path for flits when traveling the network while making the routing as simple as possible, the majority of the remaining 3D-NoC systems have been using the conventional minimal Dimension Order Routing (DOR) XYZ routing scheme. Other introduced a routing scheme based upon XYZ such as the case of *Tyagi* in [29] who extended a previous routing algorithm [30] called *BDOR* designated for 2D-NoC. *BDOR* forwards packets in one of two routes (XY- or YX-orders), depending on relative position of a source-destination pair, and that aims to improve the balance of paths along the network also when taking into account the destination.

XYZ routing scheme, and all the routing algorithms based upon it, is presented as a vertically balanced routing algorithm which has the best performance, since it's simple to implement, it is free of deadlock and lifelock, and also because packet ordering is not required [28, 31, 32]. On the other hand, it cannot always make the best use of each pipeline stage. For the simple reason that since the Switch Allocation stage (SA) is always dependent on the previous Routing Calculation (RC) one. This dependency can be explained by the fact that SA stage needs information about the desired outputport calculated from the RC stage, where the incoming flits should go through in order to pass to the next neighboring node. To solve this problem in 2D-NoC systems using

the Dimension Order Routing (DOR) XY routing scheme, a smart pipeline design can be adopted with the help of some advanced techniques like look-ahead routing [29]. This kind of routing has been used to reduce the pipeline stages in the router, by parallelizing some of these stages then reducing the router delay and then enhancing the system performance. Look-ahead routing has indeed been used with 2D-NoC but it hasn't been adopted for 3D Network-on-Chip architectures before.

A second problem that can be seen with a lot of conventional router using XYZbased routing schemes, is in case of no-load traffic and when the input buffer is empty, the flit entering the router should be first stored in the input buffer before advancing the next RC stage even there is no any flit under process in the next stages. This unnecessary stall will increase the packet latency in the router, and its associated power consumption, adding a performance overhead to the whole system even in a light traffic case where the system is supposed to have a close-to-optimal performance since there is no congestion that may increase the latency. In order to face this problem, a technique called no-load bypass is used [33]. This technique allows the flit to advance to the RC stage in case where the buffer is empty. Then overlapping the unnecessary buffer writing stage (BW) then decreasing the router delay.

Previously in [34], a part of this research has been including architecture of a 3D Network-on-Chip architecture (named 3D-OASIS-NoC) based on a previously designed 2D-OASIS-NoC. The design's performance was evaluated using a simple application that randomly generates flits and sends them along the network. But real application could not be evaluated due to the absence of some components in the design such us the network interface. For that reason, a network interface has been added to 3D-ONoC, the optimized version of 3D-OASIS-NoC, in order to make our system able to be evaluated with our real selected target applications (JPEG encoder and Matrix Multiplication).

Starting from all the facts already stated, in this report we present a complete architecture and design of 3D-OASIS-NoC. Also evaluation results are presented using real applications (JPEG encoder and Matrix Multiplication). We provide more details about the different components of 3D-OASIS-NoC including our proposed Look-ahead-XYZ routing scheme(LA-XYZ) and its ability to take advantage of the simplicity of the conventional XYZ algorithm, while improving the pipeline design of the 3D-NoC router then enhancing the overall performance. Our lookahead routing scheme means that each flit additionally carries one hot encoded *Next-Port* identifier used by the downstream router. The no-load bypass technique is also associated with LA-XYZ in order to get more pipeline improvement. We show how our design can present a better performance by reducing the congestion, decreasing the execution time and the power consumption when compared with the previously designed 2D-OASIS-NoC system.

Chapter 3 Look Ahead XYZ routing algorithm

In this section, the proposed Look Ahead XYZ routing algorithm (LA-XYZ) adopted for 3D-ONoC is shown. Its out-performance against the conventional Dimension Order Routing (DOR) XYZ algorithm is also explained in term of optimizing the router pipeline design that eventually leads to a performance enhancement.

Most of the 3D-NoC systems are based upon the Dimension Order Routing (DOR) XYZ algorithm. XYZ routes flits first along the X dimension, then along the Y and finally the flit is routed along the Z dimension to reach its destination. This process is done by comparing the address of the processing node with the destination node's address to determine the *Output-Port*:

- if *xdest* is larger than *xaddr* then *Output-Port* will be EAST. In the opposite case *Output-Port* will be WEST.
- if *ydest* is larger than *yaddr* then *Output-Port* will be NORTH, else *Output-Port* will be SOUTH.
- if *zdest* is larger than *zaddr* then *Output-Port* will be UP, and if this condition is not satisfied *Output-Port* will be DOWN.

• if *xdest* is equal to *xaddr*, *ydest* is equal to *yaddr* and *zdest* is equal to *zaddr* then *Output-Port* will be SELF.



Figure 3.1: Router pipeline stages: (a) conventional XYZ (b) LA-XYZ (c) LA-XYZ with no-load bypass.

The computed *Output-Port* issued from XYZ is sent then to the Switch Arbiter asking for grant to access the selected output-port. XYZ is a simple scheme, easy to implement and free of deadlock and lifelock. But on the other hand, it suffers from a non-efficient pipeline stage usage. Figure.3.1 (a) depicts a conventional router pipeline design based on XYZ scheme. As we stated at the end of Section 2, Virtual Channels are not taken into consideration for improving the performance of best-effort traffic, and also for seek of simplicity, a packet is composed of one single flit.

Taking a closer look at Fig.3.1 (a), we can see that conventional XYZ-based router pipeline design contains 4 main pipeline stages: Buffer Writing (BW) where the incoming flit is stored in the input buffer, then in Routing Calculation stage (RC) destination address is fetched and decoded to determine the *Output-Port* direction. Information about the selected *Output-Port* are sent to the next stage, Switch Arbitration (SA), to resolve any competition between different requests from different input-ports. Finally the Crossbar traversal stage (CT) handles the transfer of the flit to the next neighboring node. This 4 pipelines router design increases the flit latency and its associated power consumption, since any flit should go through all these stages at each hop while traveling from source to destination. This can introduce a undesirable system overall performance degradation, especially when we talk about a large network size where the network diameter also increases, which might not satisfy the high requirements of some application.

In such kind of schemes, the pipeline stages are dependent on each others, and each one of them can make its computation unless it receives information from the previous stage. This dependency is especially seen between the (RC) and (SA) stages. To face this dependency problem, our proposed Look Ahead XYZ (LA-XYZ) optimizes the router pipeline design by parallelizing the (RC) and (SA) stages and then eliminating the dependency between them. LA-XYZ pre-computes the *Next-Port* direction of the downstream router and then embeds it in the flit. When arriving to the downstream node, this hot encoded *Next-Port* identifier will be used by the switch arbiter directly to ask the grant for using the selected output-port and reach the next neighboring node. At

Algorithm 1: LA-XYZ 1st phase: Assign next address

```
// Current node address
Input: X_{cur}, Y_{cur}, Z_{cur}
// Next port identifier
Input: Next-port
// Next node address
Output: X_{next}, Y_{next}, Z_{next}
// Evaluate Next node x_address
if (Next-port is EAST) then
X_{next} \leftarrow X_{cur} + 1;
else
    if (Next-port is WEST) then
    | X_{next} \leftarrow X_{cur} - 1;
    else X_{next} \leftarrow X_{cur};
end
// Evaluate Next node y_address
if (Next-port is NORTH) then
 | Y_{next} \leftarrow Y_{cur} + 1;
else
    if (Next-port is SOUTH) then
    | Y_{next} \leftarrow Y_{cur} - 1;
    else Y_{next} \leftarrow Y_{cur};
end
// Evaluate Next node z_address
if (Next-port is UP) then
 | Z_{next} \leftarrow Z_{cur} + 1;
else
    if (Next-port is DOWN) then
     | Z_{next} \leftarrow Z_{cur} - 1;
    else Z_{next} \leftarrow Z_{cur};
end
```

the same time, when the the grant is computed in (SA), the (RC) calculates in parallel the direction of the *Next-Port* that will be used by the next downstream node. This parallel process reduces the pipeline stages from 4 to 3 with LA-XYZ as it explained in Fig.3.1 (b).

LA-XYZ computation goes under two steps: *Assign next address* and *Define new Next-port*. As it illustrated in Algorithm.1, the first step fetches the *Next-Port* identifier from the incoming flit. Depending on the direction of this identifier, the address of the next downstream node can be predicted. This address is then used in the second step (shown in Algorithm.2) by comparing it with the destination address of the flit which is also fetched from the flit head and then decoded. At the end of this process, informations about the *Next-Port* is issued then embedded again in the flit to be used as a source of information for the switch allocator in the downstream node.

For further optimization, the no-load bypass technique can be also associated with LA-XYZ. As it is shown in Fig.3.1 (c), the number of pipeline stages can be further minimized by overlapping the (BW) stage. In case where the input FIFO buffer is empty, the flit doesn't have to be stored in the input buffer but it continues its path straight to the (RC) and (SA) where the computation of both stages are still done in parallel. As a result, the number of pipeline stages can be further minimized from 3 to 2. Then, enhancing the system execution time, latency and power consumption, and especially the zero-load latency.

Since *LA-XYZ* is based upon *XYZ* routing, it is still a free of deadlock and live-lock routing algorithm. It is considered also as a minimal Dimension Order routing where each flit from any source and destination pair traverses the minimal number of hops from source to destination and where packet ordering is not required. As a result, LA-XYZ improves the router design while taking advantages of the simplicity of XYZ.

Chapter 4 3D-ONoC System Architecture

3D-ONoC is a scalable Network-on-Chip based on Mesh topology. The packets are forwarded among the network using Wormhole-like switching policy and then routed according to Look-Ahead-XYZ routing algorithm (LA-XYZ). As a flow control, 3D-ONoC adopts Stall-Go mechanism and Matrix-Arbiter as a scheduling technique.

The remaining parts of this chapter explain each component of 3D-ONoC system in a fair amount of details. We clarify also the reasons why some techniques has been chosen to be adopted for our design.

Topology 4.1

The 3D-ONoC system is based upon *Mesh* topology, where *x*-addr, *y*-addr and *z*addr are attributed to each router and define its X, Y and Z coordinates respectively and its position along the network. Many topologies exist for the implementation of NoCs, some are regular (Torus, tree-based) and other irregular topologies are customized for some special application. We choose the Mesh topology for this design thanks to its several properties like regularity, concurrent data transmission, and controlled electrical parameters [25, 26].

Figure.4.1 shows a configuration example of 4x4x4 3D-ONoC design. We can see 20

in this figure that different layers are linked between each other via inter-layer channels. On the other side, each layer is composed of different switches which are connected to each other using some intra-layer links, each one of them is connected to one single processing element.

Code.4.1 illustrates the Verilog-HDL code in the 3D-ONoC top module that defines the mesh topology. the z-loop, y-loop and x-loop are used to define the dimensions of 3D-NoC. While the internal i-loop (line 17) is used to define the different input and output ports for each direction. For example, i = 0 refers to the local port where, the outputs and inputs of this port will be allocated later to the attached PE.

Taking the example of the Down port (line 31-39), the output and input of this port are allocated to the UP port of the router situated just below the current router, which means the one in the the downer layer.

As it will be explained later, the unused ports should eliminated in order to reduce the area and power consumption. Continuing with the same DOWN port, it should be disabled when the router is located at the bottom of the topology, which means when z-pos=0. In this case, ad as it is illustrated in Code.4.1 (line 32-35), net-data-in and net-stop-in are assigned to 0.

Code 4.1: Verilog-HDL code defining the topo	logy	y
--	------	---

```
generate
   //z loop
2
   for (z_pos=0; z_pos<Z_WIDTH; z_pos=z_pos+1) begin:z_loop</pre>
3
4
5
      //y loop
      for (y_pos=0; y_pos<Y_WIDTH; y_pos=y_pos+1) begin:y_loop</pre>
6
7
        //x loop
8
         for (x_pos=0; x_pos<X_WIDTH; x_pos=x_pos+1) begin:x_loop</pre>
9
10
         router #(NOUT, FIFO_DEPTH, FIFO_LOG2D, FIFO_FULL_LVL) rtr(.clk(clk), .reset(
11
             reset).
             .data_in(net_data_in[x_pos][y_pos][z_pos]), .data_out(net_data_out[x_pos][
12
                 y_pos][z_pos]),
             .stop_in(net_stop_in[x_pos][y_pos][z_pos]), .stop_out(net_stop_out[x_pos][
13
                 y_pos][z_pos]),
```

```
.xaddr(x_pos['L2NET_SIZE-1:0]), .yaddr(y_pos['L2NET_SIZE-1:0]), .zaddr(z_pos
14
                 ['L2NET_SIZE -1:0]));
15
          //set up inter-router connections with correct boundary conditions
16
         for (i=0; i<NOUT; i=i+1) begin:i0</pre>
17
18
19
             //tile interface of router
20
            if(i==0) begin
          assign net_data_in[x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = data_in[('
21
              WIDTH*X_WIDTH*z_pos*Y_WIDTH)+('WIDTH*X_WIDTH*y_pos)+ ('WIDTH*(x_pos+1))-1:
              ('WIDTH*X_WIDTH*z_pos*Y_WIDTH)+('WIDTH*X_WIDTH*y_pos)+('WIDTH*x_pos)];
          assign data_out[('WIDTH* X_WIDTH*z_pos*Y_WIDTH)+('WIDTH*X_WIDTH*y_pos)+('WIDTH
22
              *(x_pos+1))-1: ('WIDTH*X_WIDTH*z_pos*Y_WIDTH) +('WIDTH*X_WIDTH*y_pos)+ ('
              WIDTH*x_pos)] = net_data_out[x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i];
23
24
         assign net_stop_in[x_pos][y_pos][i] = stop_in[(X_WIDTH* z_pos * Y_WIDTH
              )+(X_WIDTH*y_pos)+x_pos];
         assign stop_out[(X_WIDTH* z_pos * Y_WIDTH)+(X_WIDTH*y_pos)+x_pos] =
25
             net_stop_out[x_pos][y_pos][z_pos][i];
26
             end
27
   . . .
28
   . . .
29
   //down edge of router
30
      if(i==6) begin
31
32
         if(z_pos==0) begin
            assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0;
33
34
             assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1;
35
          end else begin
            assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] =
36
                 net_data_out[x_pos][y_pos][z_pos-1]['WIDTH*(5+1)-1:'WIDTH*5];
37
             assign net_stop_in [x_pos][y_pos][z_pos][i] = net_stop_out[x_pos][y_pos][
                 z_pos-1][5];
38
          end
39
      end
40
41
       end // for (i=0; i<NOUT-1; i=i+1)
      end // block: x_loop
42
     end // block: y_loop
43
   end // block: z_loop
44
```

4.2 Switching policy

Considered as a very important choice for any NoC design, switching establishes the type of connection between any upstream and downstream node. It is important to deploy an efficient switching policy to ensure less blocking communication while trying to minimize the system complexity.

When it is related to packet switching, three main switching policies have been mostly used for NoC: *Store and Forward (SAF)*, *Virtual Cut Through (VCT)* and *Wormhole (WH)* [35].



Figure 4.1: Configuration example of a 4x4x4 3D-ONoC mesh topology.

1	// Flit	structure	
2	'define	DATA	37:0
3	'define	TAIL	0
4	'define	NEXT_PORT	7:1
5	'define	XDEST	10:8
6	'define	YDEST	13:11
7	'define	ZDEST	16:14
8	'define	DATA	37:17

Code 4.2: Verilog-HDL code defining the flit structure

3D-ONoC adopts *Wormhole-like* switching and Virtual-Cut-Through forwarding method. The forwarding method which is chosen in a given instance depends on the level of packet fragmentation. For instance, each router in 3D-ONoC has input buffers which can store up to four flits by default. When a packet is divided into more than four flits, 3D-ONoC chooses Virtual-Cut-Through switching. When packets are divided into less than four flits, the system chooses Wormhole. In other words, when buffer size is greater than or equal to the number of flits, Virtual-Cut-Through is used, but when buffer size is less than or equal to the number of flits, Wormhole switching is employed. By combining the benefits of both switching techniques, packet forwarding can be executed in an efficient way while guaranteeing a small buffer size. As a result the system performance is enhanced while maintaining a reasonable area utilization and power consumption.

Figure 4.2 demonstrates the 3D-ONoC 81 bits flit format. The first bit indicates the *tail* bit informing the end of the packet. The next seven bits are dedicated to indicate the *Next-Port* that will be used by the *Look-Ahead-XYZ* routing algorithm to define the direction of the next downstream neighboring node where the flit will be sent to. Then, three bits are used to store destination information of each *xdest*, *ydest* and *zdest*. Having three bits for each destination field allows the network to have a maximum size of 8x8x8 3D-ONoC. But if the network size needs to be extended, the addresses fields

may also be increased to accommodate a larger network size. Finally the remaining 64 bits are dedicated to store the payload. Since 3D-ONoC is targeted for various applications, the payload size can be easily modified in order to respect the requirements of some specific applications. Code.4.2 shows the definition of the 3D-ONoC flit format. In addition, as we previously stated, the architecture does not provide for a separate head flit and every flit therefore identifies its destination X, Y, and Z addresses and carries an additional single bit to indicate whether its a tail flit or not.

0	1	8 2	11 ·	14 1	7 81
Tail	Next_Port	X-dest	Y-dest	Z-dest	Payload
1 Bit	7 Bit	3 Bit	3 Bit	3 Bit	64 Bit

Figure 4.2: 3D-ONOC flit format.

4.3 Router architecture

The router is considered as the back-bone element in the whole 3D-ONoC design. The 3D-ONoC router architecture is based upon the 5x5 2D-ONoC router where, as shown in Fig.4.1, each switch has a maximum number of 7-input by 7-output port, where 4 ports are dedicated to connect to the neighboring routers in north, east, south and west direction using the intra-layer links. One port is used to connect the router to the local computation tile where the packet can be injected into or ejected from the network. The remaining two ports are added to connect the switch to the upper and downer layers to ensure the inter-layer communication. As a matter of fact, and as we previously stated, the number of ports depends on the position of the switch in the design, since we have to eliminate any unused links that have no connections with



Figure 4.3: 3D-ONoC pipeline stages: Buffer writing (BW), Routing Calculation and Switch Allocation (RC/SA) and Crossbar Traversal stage (CT).

other switches in order to reduce power consumption. For example, as it is depicted in Fig.4.1, switch-000 have only four connected ports (north, east, up and local) and the remaining three ports (south, west and down) have been disabled since there are no connections to any neighboring routers along those directions.

Figure.4.3 represents 3D-ONoC switch architecture and that the routing process at each router can be defined by three main pipeline stages: Buffer writing (BW), Routing Calculation and Switch Allocation (RC/SA) and finally the Crossbar Traversal stage (CT).

Observing the Verilog HDL code for the *Router* module depicted in Code.4.3, 3D-ONoC contains seven *Input-port* modules for each direction represented in *input-port* module in line 4. This seven modules allocation are defined by the i-loop in line 2, where each value of i refers to the seven direction (Local, North, East, South, West,

Up, Down), and *NOUT* parameter in line 2 refers to the number of ports. The outputted *sw-req* signal defining the input port asking the grant and the output port requested defined by the *port-req* signal are sent from the seven input port to be an input port for the Switch allocator as it shown at line 19 and 20 of Code.4.3.

In addition to the *Switch-Allocator*, the *Crossbar* module is also defined (line 22-25). The crossbar circuit takes as input the *sw-cntrl* from the the switch allocator and *data-in* coming from the seven input ports.

Code 4.3: Verilog-HDL Code for Router

```
//instantiate input ports
   for (i=0; i<NOUT; i=i+1) begin:il</pre>
2
3
4
      input_port #(NOUT, FIFO_DEPTH, FIFO_LOG2D, FIFO_FULL_LVL) ip
            (.clk(clk), .reset(reset),
5
             .data_in(data_in['WIDTH*(i+1)-1:'WIDTH*i]),
6
7
             .data_out(cbar_data_in['WIDTH*(i+1)-1:'WIDTH*i]),
             .sw_req(sw_req[i]), .port_req(port_req[NOUT*(i+1)-1:NOUT*i]),
8
             .sw_grant(sw_grant[i]), .stop_out(stop_out[i]),
9
             .xaddr(xaddr), .yaddr(yaddr), .zaddr(zaddr));
10
11
      assign data_sent[i] = |data_out['WIDTH*i+'NEXT_PORT_END:'WIDTH*i+'NEXT_PORT_START
12
           1:
      assign tail_sent[i] = data_out['WIDTH*i];
13
14
15
     end
16
   endgenerate
17
      sw_alloc #(NOUT) sw_allc(.clk(clk), .reset(reset),
18
        .sw_req(sw_req), .stop_in(stop_in), .data_sent(data_sent), .tail_sent(tail_sent),
19
        .port_req(port_req), .grant_out(sw_grant), .sw_cntrl(sw_cntrl));
20
21
22
      crossbar #(NOUT, NOUT, 'WIDTH) cbar(.clk(clk), .reset(reset),
                   .cntrl(sw_cntrl),
23
                   .data_in(cbar_data_in),
24
25
                   .data_out(data_out));
```

Now we analyze each component of the switch separately. Starting with the Input-port,

the Switch-Allocator and finally Crossbar module.

4.3.1 Input Port

Starting with the *Input-port* module represented in Fig.4.4 (and where the Verilog code is represented in Code.4.4), each one of the seven modules is composed of two main elements: *Input buffer* and the *Route* module.



Figure 4.4: Input-port module architecture.

Code 4.4: Verilog-HDL Code for Input-port

```
1
    //instantiate FIFO
      fifo #(NOUT, FIFO_DEPTH, FIFO_LOG2D, FIFO_FULL_LVL) ff
2
3
           (.data_in(data_in), .data_out(fifo_data_out),
            .second_item_nextport(second_fifo_nextport),
4
5
            .enqueue(enqueue), .dequeue(sw_grant),
            .stop_out(stop_out), .nearly_empty(fifo_nearly_empty),
6
            .empty(fifo_empty),
7
            .clk(clk), .reset(reset));
8
9
   //instantiate lookahead routing module
10
11
      route #(NOUT) rr
           (.xdest(fifo_data_out['XDEST]), .ydest(fifo_data_out['YDEST]),.zdest(
12
                fifo_data_out['ZDEST]),
13
            .xaddr(xaddr), .yaddr(yaddr), .zaddr(zaddr),
           .nextport(fifo_data_out['NEXT_PORT]), .new_nextport(lookahead_route));
14
```

Incoming 81 bits flits *data-in* from different neighboring switches, or from the connected computation tile, are first stored in the *Input buffer* and waiting to be processed. This step is considered as the first pipeline stage of the flit's life-cycle (BW). As it is illustrated in Code.4.5, arbitration between different flits is managed using FIFO queue technique. Each input buffer has by default four as depth, which means that it can host up to four 81 bits flits. Buffers occupy a significant portion of router area but can imply also increase in overall performance.

Code 4.5: Verilog-HDL Code for Input-FIFO-buffer

```
always @(posedge clk) begin
1
        if (!reset) begin
                                 //If out of reset
2
3
          if (enqueue) begin //Write a flit to the buffer
            fifo[tail_ptr] <= data_in;</pre>
4
            tail_ptr <= tail_ptr + 1;</pre>
5
6
          end
          if (dequeue) begin //Read a flit from the buffer
7
            head_ptr <= head_ptr + 1;</pre>
8
          end
9
10
   //nearly full signal = stop_out,
          if (((tail_ptr + FULL_LVL[L0G2D-1:0] + 1'b1)==head_ptr) && enqueue && !dequeue)
11
               begin
12
            stop_out <= 1'b1;</pre>
          end
13
          if (((tail_ptr + FULL_LVL[LOG2D-1:0])==(head_ptr+1'b1)) && !enqueue && dequeue)
14
               begin
            stop_out <= 1'b1;</pre>
15
          end
16
          if ((tail_ptr + FULL_LVL[LOG2D-1:0])==head_ptr)begin
17
            if ((enqueue && !dequeue) || (!enqueue && dequeue))begin
18
19
              stop_out <= 1'b0;</pre>
            end
20
21
```

After being stored, the flit is fetched form the *FIFO* buffer and advanced to the next pipeline stage (RC/SA). The destination addresses (*xdest*, *ydest* and *zdest*) are then decoded in order to extract the information about the destination address in addition to the *Next-Port* pre-calculated in the previous upstream node. Those values are then sent to the *Route* circuit where La-XYZ routing scheme is executed to determine the *New-next-Port* direction for the next downstream node. At the same time the *Next-Port* identifier is also used to generate the request for the *Switch-Allocator* asking for grant to use the selected output port via *sw-req* and *port req* signals.

As we stated in Section.3, 3D-ONoC uses lookahead routing scheme *LA-XYZ* for fast routing. This scheme is based upon the dimension order (DOR) X-Y-Z static routing algorithm, where the X,Y and Z coordinates are satisfied in order. X-Y-Z routing is presented as the vertically balanced routing algorithm which has the best performance, since it's simple to implement, it is free of deadlock and live-lock, and also because packet ordering is not required. In addition to that each flit additionally

1 2

3 4

5

6

7

8 9

10

11

12 13

14

15

16

17

18

19

20 21

22

carries one hot encoded *Next-Port* identifier used by the downstream router. Since *LA-XYZ* is based upon *XYZ* routing, it is considered also as a minimal routing where each flit from any source and destination pair traverses the minimal number of hops.

To understand better how the *Next-Port* is decided, we designed the Verilog HDL code depicted in Code.4.6. As it is shown in this Code (line 1-12), the routing decision starts first by finding the next node's address. It is done by evaluating the actual *Next-Port* fetched from the flit, which gives a hint about which neighboring node the flit is going to be routed to and eventually knowing its exact address by incrementing *xaddr* or *yaddr* or *zaddr*. Depending on the resulted next address from the later step, the new *Next-Port* can be determined. As demonstrated between line 15 and 31 in Code.4.6, *LA-XYZ* compares the resulted next node's address (*next-xaddr*, *next-yaddr* and *next-zaddr*) and the destination addresses (*xdest*, *ydest* and *zdest*). At the end of the execution of this comparison, the new *Next-Port* (defined by *route* in Code.4.6) can be determined then embedded in the flit back again to be sent to the next node as Fig.4.4 illustrates.

Code 4.6: Verilog HDL implementation of LA-XYZ routing algorithm.

```
//assign next addresses
  if (nextport == 'EAST) next_xaddr = xaddr + 1'b1;
  else if (nextport == 'WEST) next_xaddr = xaddr - 1'b1;
    else next_xaddr = xaddr;
if (nextport == 'NORTH) next_yaddr = yaddr + 1'b1;
  else if (nextport == 'SOUTH) next_yaddr = yaddr - 1'b1;
    else next_yaddr = yaddr;
     if (nextport == 'UP) next_zaddr = zaddr + 1'b1;
  else if (nextport == 'DOWN) next_zaddr = zaddr - 1'b1;
     else next_zaddr = zaddr;
//evaluate next port
if (next_xaddr == xdest)
begin if (next_yaddr == ydest)
        if (next_zaddr == zdest) route = 'SELF;
 begin
   else begin if(next_zaddr < zdest) route = 'UP;</pre>
            else route = 'DOWN;
        end
   end
   else begin
```
```
if(next_yaddr < ydest) route = 'NORTH;</pre>
23
                else route = 'SOUTH;
24
25
             end
       end
26
27
       else begin
           if (next_xaddr < xdest) route = 'EAST;</pre>
28
             else route = 'WEST;
29
30
       end
      end
31
```

If we take a look at Fig.4.1, and assume for example that a flit coming from switch-200 enters switch-201 (where the *xaddr*, *yaddr* and *zaddr* addresses are defined by 001, 000 and 001 respectively) trying to reach its destination node switch-313 (where the *xdest*, *ydest* and *zdest* addresses are defined by 011, 001 and 011 respectively). This flit caries "EAST" as a *nextport* identifier pre-calculated in the previous node (switch-200). According to the he first phase of the LA-XYZ algorithm, *next-xaddr= xaddr+1* which is the x-address of switch-202. In the second phase of the algorithm, *next-xaddr* is then compared with *xdest*. The comparison result will determine "EAST" as *route* (the new *Next-Port* for switch-202) which will be re-updated in the flit.

In order to enable the bypass technique, two signals are issued from the buffer to give information about the buffer occupancy status. These two signals are *fifo-empty* and *fifo-nearly-empty*. When the *fifo-empty* signal is issued, it means that the input buffer is empty and when an incoming flit arrives to the input port, it doesn't need to be stored in the buffer. Then overlapping the buffering stage and advancing to the next stage (RC and SA).

4.3.2 Switch Allocator

The *sw-req* and *port req* signals issued from each *Input-port* module, and giving information about the desired output-port, are transmitted to the *Switch-Allocator* module to perform the arbitration between the different requests. When more than two



Figure 4.5: Switch allocator circuit.

input flits from different input-ports are requesting the same output-port at the same time, the *Switch-Allocator* manages to decide which output-port should be granted to which input-port, and when this grant should be allocated. This process is done in parallel with the routing computation done in *Input-port* to form the second pipeline stage.

As indicated in Fig.4.5, the switch allocator circuit has two output signals: one is *sw-cntrl* and the second one is *grant-out*. *sw-cntrl* contains all the information needed by the crossbar circuit about the scheduling result as it is explained later. On the other hand, the *grant-out* is sent back to the *Input-port* module and gives the grant to the appropriate input-port to send its data to the crossbar before reaching its next neighboring node. Figure4.5 shows that the switch allocator module is composed of two main components: *Stall-Go flow control* and *Matrix-Arbiter Scheduling*.

Stall-Go flow control module: Like the other flow control schemes, *Stall-Go* module manages the case of the buffer overflow. When the buffer exceeds its limitation on hosting flits (if the number of flits waiting for process are greater than the depth of the buffer), a flow control has to be considered to prevent from buffer overflow and eventually from packet dropping. Thus, allocating available resources to packets as they progress along their route. We chose *Stall-Go* flow control since it proves to be a low-overhead efficient design choice showing remarkable performance comparing to the other flow control schemes such us *ACK-NACK* or *Credit based* flow control. Like the other flow control schemes, *Stall-Go* module manages the case of the buffer



Figure 4.6: Stall-Go flow control mechanism.

overflow. When the buffer exceeds its limitation on hosting flits (if the number of flits waiting for process are greater than the depth of the buffer), a flow control has to be considered to prevent from buffer overflow and eventually from packet dropping. Thus, allocating available resources to packets as they progress along their route. We chose *Stall-Go* flow control since it proves to be a low-overhead efficient design choice showing remarkable performance comparing to the other flow control schemes such us *ACK-NACK* or *Credit based* flow control [36].

Akram Ben Ahmed TR2011



nearly_ful==1

Figure 4.7: Stall-Go flow control State machine.

Code 4.7: Verilog HDL of the state machine decision

```
always @(posedge clk) begin
1
2
3
      if (!reset) begin
        if ((state=='GO) && stop_in && data_sent)
4
          state <= 'SENT1;</pre>
5
        if (state=='SENT1) begin
6
7
          if (stop_in && !data_sent)
             state <= 'GO;</pre>
8
9
          if (!stop_in && data_sent)
             state <= 'STOP;</pre>
10
        end
11
12
      if ((state=='STOP) && stop_in) // stop_in = nearly_full
13
        state <= 'GO;</pre>
14
        end else
15
        state <= 'GO;</pre>
16
17
      end
18
       assign blocked = ( ((state=='STOP) && !stop_in) || ((state=='SENT1) && !stop_in &&
19
             data_sent) );
```

Stall-Go module, where the mechanism is represented in Fig.4.6, uses two control signals: *nearly-full* and *data-sent*. *nearly-full* signal is sent to the upstream node indicating that the input-buffer is almost full and only one slot is still available to host one last flit. After receiving this signal, the *FIFO* buffers suspend sending flits. The *data-sent* signal is issued when the flit is transmitted. Figure.4.7 represents the *Stall-Go* flow control state machine which aims to generate the *nearly-full* and *data-sent* signals. State *GO* indicates that the buffer is still able to host two or more flits. State

SENT indicates that the buffer can host only one more flit, and finally when we move to state *STOP*, it means that the buffer can not store anymore flits. The state machine is generated as indicated in Code.4.7 that shows the Verilog-HDL code explaining the main state transitions using *nearly-full* and *data-sent* signals.

Matrix-Arbiter scheduling module: The second component is the scheduling module. As shown in Fig.6, the input signals *sw-req* and *port-req* indicate the input-ports demanding the access, and which output-ports are they requesting respectively. Depending on these requests, the arbiter allocates the convenient output-port to its demander. Since 3D-ONoC transmits only one flit in every clock cycle, then when two input-ports or more are competing for the same output-port, the presence of a scheduling scheme is required in order to prevent from any possible conflict. The switch allocator in our design employs a least recently served priority scheme via the packet transmit layer. Thus, it can treat each communication as a partially fixed transmission latency [37], [38]. Matrix arbiter is used for a least recently served priority scheme.

In order to adopt Matrix arbiter scheduling for 3D-ONoC, we implemented a 6x6 scheduling-matrix. The scheduling module accepts all the requests from the different connected input-ports and their requested output-ports. Then it assigns priority for each request. In order to give the grant to the convenient input-port, the scheduling module verifies the scheduling-matrix, compares the priorities of the input-ports competing for the same output-port, and gives the grant to the one possessing the highest priority in the matrix. Following this basis, the scheduling module should make the input-port, which got the last grant to use the competed output-port, the lowest priority for the next round of arbitration, and then increases the priority of the rest of the remaining ports.

When there are no requests, the priority is unchanged. Based on these assumptions, we are sure that every input-port will be served and get the grant to use the output-port in a fair way.





	Code 4.8:	Matrix	Arbiter	code
--	-----------	--------	---------	------

```
1
      generate
2
      for (i=0; i<SIZE; i=i+1) begin:ol1</pre>
3
        for (j=0; j<SIZE; j=j+1) begin:il1
          if (j==i)
4
            assign pri[i][j]=request[i];
5
          else
6
7
          if (j>i)
            assign pri[i][j]=!(request[j]&&state[j*SIZE+i]);
8
          else
9
10
          assign pri[i][j]=!(request[j]&&!state[i*SIZE+j]);
11
          end
12
          assign grant[i]=&pri[i];
13
      end
      endgenerate
14
15
16
      generate
      for (i=0; i<SIZE; i=i+1) begin:ol2</pre>
17
18
        for (j=0; j<SIZE; j=j+1) begin:il2</pre>
          assign new_state[j*SIZE+i]=(success&&((state[j*SIZE+i]&&!grant[j])||(grant[i
19
               ])))||(!success&&state[j*SIZE+i]);
20
          end
      end
21
22
      endgenerate
23
      always@(posedge clk) begin
24
25
        if (reset) state<=-1;</pre>
        else begin
26
        if (|request) state<=new_state;</pre>
27
28
        end
      end
29
```

Figure.4.8 illustrates a simple example of how our scheduling mechanism works. Each row of the matrix represents the competing input requests and their priorities. The scheduling-module starts by examining the priorities of each input-port request. After the highest priority input is served, the arbiter updates the scheduling-matrix by making the request which got the last grant, the lowest priority for the next round of arbitration, by inversing its row and column.

The matrix shown in Fig.4.8 (a) illustrates the initial scheduling-matrix where *North*, *Up* and *Down* input-ports are asking the grant to eject their flits to the *Local* port. Observing this figure, the *North* request (highlighted in red) has higher priorities compared with the remaining two requests. As a result the Arbiter gives the grant to the *North* request. Then *North* becomes the lowest priority (as it is underlined by a green line) and the remaining two requests priorities are incremented. In the next round (Figure.4.8 (b)), *Down* seems to have a higher priority than the *Up* request. The arbiter then gives the grant to *Down* and make its priority the lowest. Finally, as it is shown in Fig.4.8 (c), the *Up* request having the highest priority among the others, is giving the grant to eject its data to the requested output port. Code.4.8 depicts the Verilog HDL code for the implementation for the Matrix arbiter.

4.3.3 Crossbar

The switch allocator, sends the issued *control* signal to the crossbar circuit to complete the third and final Crossbar Traversal pipeline stage (CT), where information about the selected input port and the *Next-Port* are embedded, and then stored in the *sw-cntrl-reg* register as it is shown in Fig.4.9. After that, the crossbar fetches these information, receives the data from the FIFO buffer of the selected input-port. Then, it allocates the appropriate channel for transmission to the decoded *Next-Port*. Finally, the crossbar sends the flit to its destination as illustrated in Fig.4.9.

When all the flits are transmitted, the tail bit informs the switch allocator via a

Parallel Architecture Group Akram Ben Ahmed TR2011



Figure 4.9: Crossbar circuit.

Code 4.9:	Code for	Crossbar	circuit

```
//crossbar.v
1
2
      generate
        for (i=0;i<NOUT;i=i+1) begin:output_loop</pre>
3
        mux_out #(NIN, WIDTH) cbar_mux(.cntrl(cntrl_reg[NIN*(i+1)-1:NIN*i]), .data_in(
4
            data_in), .data_out(data_out[WIDTH*(i+1)-1:WIDTH*i]));
        end
5
      endgenerate
6
7
      //mux_out
8
      generate
9
10
        //loop over each bit of data
        for (i=0;i<WIDTH;i=i+1) begin:bit_loop</pre>
11
12
          assign data_out[i] = mux(cntrl, data_bits[i]);
          //loop over each input channel
13
          for (j=0;j<n_in;j=j+1) begin:input_loop</pre>
14
15
            assign data_bits[i][j] = data_in[WIDTH*j+i];
          end
16
        end
17
      endgenerate
18
19
20
      function mux;
        input [n_in-1:0] cntrl;
21
        input [n_in-1:0] data_in;
22
23
        integer i;
24
25
      begin
26
        mux = 0;
        for (i=0; i<n_in; i=i+1) begin
27
          if(cntrl[i] == 1'b1) mux = data_in[i];
28
29
        end
      end
30
31
      endfunction // mux
```

tail-sent signal that the packet transmission is completed and can free the used channel

so it can be exploited by another packet. Code.7.7 depicts the Verilog HDL code for the implementation for the Crossbar circuit.

4.4 Network interface



Figure 4.10: Network Interface Architecture: (a) Transmitter (b) Receiver

In order to enable real applications to be run on 3D-ONoC, we added a Network

Interface (NI) to every router as a medium interface between the different PEs (Processor, memory, I/O etc...) that can be connected, and our network. In this research, we tested 3D-ONoC using JPEG encoder application [39]. For that reason, we designed both *Transmitter* and *Receiver* NI in every switch of our network. We set the packet size to 99 bits which includes three 33 bits flits. Each flit contains 17 bits defining the routing information (*xdst*, *ydst*, *zdst*, *Next-Port* and *tail*) and the remaining 16 bits are dedicated for the payload.

Figure.4.10(a) shows the architecture of the *Transmitter-NI*. It receives a 32 bits data from the JPEG module that will be divided into two portions representing the payload of the two first flits of the packet. The payload of the third flit contains the 10 bits control signal from the JPEG module, and the remaining six bits are unused. As shown in Fig.4.10 (a) , a *Control Module* manages the fits generation. It adds the convenient destination addresses and *Next-Port* direction to each flit, and marks the end of the packet by adding the (*tail* bit to the third final flit. The generated flits are then injected into the network. The Verilog HDL implementation of the *Transmitter-NI* is depicted in Code.4.10.

Code 4.10: Verilog-HDL sample code for the sending NI

```
module NI_02_send (clk, rst, enable, data_in, flit);
1
       input
                      clk, rst;
2
3
       input
                    enable:
       input [23:0]
                       data_in;
4
5
       output reg [32:0]
                               flit:
6
7
        always @(state)begin
8
9
          case(state)
10
      'f0:beain
11
         if(cntrl) begin
12
          next_state <= 'f1;</pre>
13
14
        flit <= 33'hz;</pre>
15
         end
         else next_state <= 'f1;</pre>
16
      end
17
18
```

```
'f1:begin
```

19

```
next_state <= 'f3;</pre>
20
                     <= 'header;
21
          flit[0]
                        <= 'EAST;
22
          flit[7:1]
          flit[16:8] <= 'dest_03;</pre>
23
          flit[32:17] <= data_in[23:8];</pre>
24
       end
25
26
27
       'f2:begin
          if(cntrl) begin
28
          next_state <= 'f3;</pre>
29
                        <= 'header;
30
          flit[0]
          flit[7:1] <= 'EAST;
flit[16:8] <= 'dest_03;</pre>
31
32
          flit[32:17] <= data_in[23:8];</pre>
33
34
          end
          else next_state <= 'f2;</pre>
35
       end
36
37
38
       'f3:begin
          next_state <= 'f4;</pre>
39
          flit[0]
                     <= 'header;
40
          flit[7:1]
                        <= 'EAST;
41
          flit[11:8] <= 'dest_03;
42
          flit[24:17] <= data_in[7:0];</pre>
43
          flit[32:25] <= 0;</pre>
44
45
       end
46
       'f4:begin
47
          next_state <= 'f2;</pre>
48
          flit[0] <= 'tail;</pre>
49
                        <= 'EAST;
50
          flit[7:1]
51
          flit[16:8] <= 'dest_03;</pre>
                        <= enable;
          flit[17]
52
53
          flit[32:18] <= 0;</pre>
54
55
       end
56
       default:next_state <= 'f0;</pre>
57
           endcase
        end
58
```

On the other side, the *Receiver-NI* receives the incoming three flits of each packet ejected from the network, and then stores them into three temporary registers. After that, as it is shown in Fig.4.10 (b), the 16 bits payload of the first and second flit are fetched form the temporary registers, reassembled together and finally stored in the *Data-reg* register.

Controlled by another *Control Module*, the complete 32 bits resulted Data and the 10 bits control signals, are fetched the sent to their attached JPEG module after the complete packet is received. The Verilog HDL implementation of the *Transmitter-NI* is depicted in Code.4.11

Code 4.11: Verilog-HDL sample code for the receiving NI

```
module NI_03_rec (clk, rst, flit, data_out, enable);
1
2
    //input output
3
                      clk, rst;
4
       input
       input [32:0]
5
                            flit;
       output reg [23:0] data_out;
6
7
       output reg
                             enable;
       //reg
8
       reg [15:0]
                     data_high;
data_low;
9
10
       reg [7:0]
                      ena;
11
       rea
12
13
       reg [1:0]
                        state;
                      next_state;
       reg [1:0]
14
15
       reg [32:0]
                       preflit;
16
      reg [23:0]
                       pre_data_out;
17
       //state
18
       always @(posedge clk)begin
19
          if(rst==1)state <= 'f0;</pre>
20
          else begin
21
       preflit <= flit;</pre>
22
23
       state <= next_state;</pre>
24
         end
       end
25
26
       //state
27
28
       always @(state or flit)begin
29
          case(state)
30
      'f0:begin
31
         if(flit!=preflit)begin
32
            next_state <= 'f1;</pre>
33
34
             data_high <= 0;</pre>
             data_low <= 0;</pre>
35
         end
36
37
         else next_state <= 'f1;</pre>
      end
38
39
      'f1:begin
         if(flit!=preflit)begin
40
             next_state <= 'f2;</pre>
41
             data_high <= flit[32:17];</pre>
42
         end
43
         else next_state <= 'f1;</pre>
44
45
      end
      'f2:begin
46
47
         if(flit!=preflit)begin
            next_state <= 'f3;</pre>
48
            data_low <= flit[24:17];</pre>
49
         end
50
         else next_state <= 'f2;</pre>
51
      end
52
      'f3:begin
53
         if(flit!=preflit)begin
54
             next_state <= 'f1;</pre>
55
             ena <= flit[17];</pre>
56
          pre_data_out <= {data_high, data_low};</pre>
57
58
         end
59
         else next_state <= 'f3;</pre>
60
      end
      default:next_state <= 'f0;</pre>
61
          endcase
62
       end
63
```

Based on this network interface, another one has been designed to satisfy the requirements of another application that we used for evaluating 3D-ONoC, which is Matrix-Multiplication. We chose the matrix multiplication as one of our evaluating target, since it is wildly used in scientific application. Due to its large multi-dimensional data array, it is extremely demanding in computation power and meanwhile it is potential to achieve its best performance in a parallel architecture and doesnt involve synchronization [40]. All of these reasons make the Matrix-Multiplication a very suitable application to evaluate 3D-ONoC and show its outperforming performance against 2D-ONoC.



Figure 4.11: Chip floor plan for a 2x2x2 3D-ONoC.

By the end of this chapter, we presented the main components of our Mesh based 3D-ONoC system. We explained how the packets are forwarded among the network using *Wormhole-like* switching and Virtual-Cut-Through switching policies. We also

give more details about the router components including the hardware implementation of our proposed *Look-Ahead-XYZ* routing algorithm (LA-XYZ). For the flow control, we demonstrated that 3D-ONoC adopts *Stall-Go* mechanism in the Switch Allocator and how this flow control efficiently avoids dropping packets. Examples about the *Matrix-Arbiter* scheduling technique are also provided to show its ability to serve all the request in a fair way. Figure.4.11 shows the chip floor plan for a 2x2x2 3D-ONoC for the Altera Stratix III EP3SL150F1152C2 chip, and Figure.4.12 shows the RTL view of the same 2x2x2 3D-ONoC system. Both of these figures are generated using the QUARTUS II tool after succeeding the correct compilation of the system.





45

Chapter 5 Evaluation

Using the JPEG encoder and the Matrix-multiplication applications, in this chapter we evaluate the hardware complexity of 3D-ONoC in term of area utilization, power consumption (static and dynamic) and clock frequency. The performance evaluation is also done by analyzing the execution time, the number of hops and also the number of stall after the execution of the both of the application. All the results obtained are analyzed and compared with 2D-ONoC.

5.1 Evaluation methodology

5.1.1 JPEG encoder

Starting with the JPEG encoder application, which is a well-known application that is widely used application by many researchers. Including some parallel processing, JPEG might be a good application to evaluate the performance of NoC.

For instance, we took into consideration the task implementation shown in Fig.5.1.For additional analysis, we made further divisions to the *Y*:*d*-*q*-*h*, *Cb*:*d*-*q*-*h*, *Cr*:*d*-*q*-*h* and *FIFO* modules, and the resulted task graph is illustrated in Fig.5.2. This extension aims to increase the network size and deploy more parallel execution of the different modules of the application, and then can take advantage of the scalability and the reduced



Figure 5.1: Task graph of the JPEG encoder

number of hops offered by our design.

As we analyze the modified task graph represented in Fig.5.2, we noticed that the communication bandwidth between *DCT*, *Quantization* and *Huffman* modules are very high (640 bits) compared with those found between the different other modules of the application (8, 24 and 32 bits). This bandwidth gap will cause unbalanced traffic distribution especially when implemented on hardware, since we will increase the link size in addition to the size and number of flits in the packet format, causing higher latency and thermal power problem. All these factors, will eventually decrease the overall performance of our system, instead of enhancing it.

For all the reasons previously stated, we will implement the first task graph represented in Fig.5.1 and we randomly mapped the tasks into 2D-ONoC (2x4) and 3D-ONoC (2x2x2) as shown in Fig.5.3 (a) and Fig.5.3 (b) respectively.



Figure 5.2: Extended task graph of the JPEG encoder



Figure 5.3: JPEG encoder mapped onto: (a) 2x4 2D-ONoC (b) 2x2x2 3D-ONoC

5.1.2 Matrix multiplication

$$\begin{pmatrix} A11 & \cdots & A1k \\ \vdots & \ddots & \vdots \\ Ai1 & \cdots & Aik \end{pmatrix} \mathbf{X} \begin{pmatrix} B11 & \cdots & B1j \\ \vdots & \ddots & \vdots \\ Bk1 & \cdots & Bkj \end{pmatrix} = \begin{pmatrix} R11 & \cdots & R1j \\ \vdots & \ddots & \vdots \\ Ri1 & \cdots & Rij \end{pmatrix}$$

Figure 5.4: Matrix multiplication example: The multiplication of an ixk matrix A by a kxj matrix B results in an ixj matrix R.

First we assume that an *ixk* matrix *A* has *i* rows and *k* columns, where A_{ik} is an element of *A* at the *i*-th row and *k*-th column. As it demonstrated in Fig.5.4, an *ixk* matrix *A* can be multiplied by a *kxj* matrix *B* to obtain an *ixj* matrix *R*. Figure.5.5 presents how the matrix *R* can be obtained according to Formula 4.1.

$$R_{i,j} = \sum_{n=0}^{k-1} A_{i,n} \cdot B_{n,k}$$
(5.1)

When implemented onto 3D-ONoC, and for seek of convenience or without loss in generality, we can assume that all the matrices are square and having nxn size. In 3D-ONoC, each element of the three matrices is assigned to a computation module which is connected to one router. As a result the number of routers connected to the network is the sum of all the elements of three matrices which is equal to $3n^2$. Each



Figure 5.5: Simple example demonstrating the Matrix multiplication calculation.

element of the matrix *B* receives *n* flits from *n* different elements of the matrix *A* in order to make the multiplication. Then, each element of the matrix *B* sends *n* flits to *n* different elements of the matrix *R* where all the received values are summed then the final resulted value is outputted. In total $2n^3$ flits travel the network for a *nxn* square matrix multiplication.

As we previously stated at the beginning of this chapter, we want to evaluate the number of hops traversed by all the flits generated by the Matrix application. For this matter we define:

$$3D_Hops_i = |x_dest_i - x_src_i| + |y_dest_i - y_src_i| + |z_dest_i - z_src_i|$$
(5.2)

Where $3D_Hops_i$ is the number of hops consumed for one single flit $i \in \{0, 1, 2, ..., 2n^3-1\}$ (the set of all flits), traveling from one source node (where the address is defined by x_dest , y_dest and z_dest) to its destination node (x_src , y_src and z_src). As a result, we can say that the number of hops consumed by an *nxn* square matrix multiplication can be defined by:

$$3D_{T}otal_{H}ops = \sum_{k=0}^{2n^{3}-1} 3D_{H}ops_{k}$$
 (5.3)

According to Formula 4.2 and 4.3, the number of hops for 2D-ONoC can be then extracted and defined as follow:

$$2D_Hops_i = |x_dest_i - x_src_i| + |y_dest_i - y_src_i|$$

$$(5.4)$$

$$2D_Total_Hops = \sum_{k=0}^{2n^3 - 1} 2D_Hops_k$$
(5.5)

For the evaluation, we took the case of 3x3, 4x4 and finally a 6x6 matrix multiplication. For each one of these three cases, two mapping approaches has been taken into consideration. For instance, we take the example of 3x3 matrix multiplication. We randomly mapped the elements of the three matrices into 2D-ONoC (3x9) and 3D-ONoC (3x3x3) using an optimistic mapping approach as presented in Fig.5.6 (a). In this mapping we tried to make the communication distance as close as possible, in order to reduce the number of hops which eventually will lead to decrease the latency. Figure 5.6 (b), on the other hand, illustrates a pessimistic task mapping approach. The second approach tries to increase the communication path of the different flits traversing the network.



Figure 5.6: 3x3 matrix multiplication using (a) optimistic and (b) pessimistic mapping approaches

In order to obtain an easier and more accurate evaluation both of 3D-ONC is implemented in Verilog HDL. We evaluated and compared the hardware complexity in terms of area, power consumption (static and dynamic) and clock frequency and also the performance in term execution time, the number of hops, and also we counted the number of *stop-signal* generated from our *Stall-Go* flow control mechanism. All the evaluation results obtained for 3D-ONoC are than compared to 2D-ONoC system.

We chose the Stratix III FPGA as a target device and then the synthesis was done by the Quartus II software, which both are provided by Altera inc.. We used *PowerPlay Power Analyzer* tool in QuartusII in order to evaluate the power consumption generated. This design approach results in more accurate speed, area and power consumption evaluation. The use of FPGA is a very convenient choice for our design, thanks to its simplicity and the ability of reconfigurability. In addition to that, it provides faster simulation than the traditional software emulation while maintaining a cheaper cost than implementing with real processors. Table.5.1 presents the parameters used for the synthesis of 3D-ONoC design

5.2 Evaluation results

5.2.1 Hardware complexity evaluation

As we previously stated, the goal of this section is to provide a hardware evaluation for our 3D-ONoC including area, power consumption, and clock frequency when simulated with both JPEG encoder and Matrix multiplication applications.

Table.5.2 illustrates the hardware evaluation results obtained. The results show that the logic utilization of 3D-ONoC is increased by an average of 37% compared to the 2D design. The increased number of ALUTs can be explained by the fact that the

Parameters		2D-ONoC	3D-ONoC	
Notwork Sizo	JPEG	2x4	2x2x2	
(Mach)	Matrix (3x3)	3x9	3x3x3	
(Iviesii)	Matrix (4x4)	6x8	4x4x3	
	Matrix (6x6)	9x12	6x6x3	
Dealest size	JPEG	3 flits	3 flits	
Facket Size	Matrix	1 flit	1 flit	
Flit size	JPEG	30 bits	33 bits	
FIIT SIZE	Matrix	35 bits	30 bits	
Haadanaina	JPEG	12 bits	17 bits	
Tieadel Size	Matrix	14 bits	17 bits	
Powload size	JPEG	16 bits	16 bits	
Fayloau Size	Matrix	21 bits	21 bits	
Buffer Depth		4	4	
Switc	hing	Wormhole-like	Wormhole-like	
Flow c	ontrol	Stall-Go	Stall-Go	
Sched	uling	Matrix-Arbiter	Matrix-Arbiter	
Routing		LA-XY	LA-XYZ	
Target Device		Altera Stratix III	Altera Stratix III	

Table 5.1: Simulation parameters.

3D-ONoC router has two additional ports and a larger crossbar than 2D-ONoC. The additional number of ports incurs additional buffers, which is costly in term of area.

In term of clock speed 3D ONoC under-performs the 2D-ONoC architecture by 16% on average due to the increased hardware complexity. While the power static consumption is increased with 3D-ONoC with almost 14% for the same additional hardware reasons, the dynamic power on the other hands is decreased in average of 16% while executing JPEG and the two mapping approaches foe each of the three matrix multiplications. As a conclusion, the total power consumption is decreased with nearly 1.4%.

Many factors affect the dynamic power in FPGA, such us capacitance charging, supply voltage and clock frequency. Since the first two factors are the same for both

Application	Area (ALUTs)	Power			(mW)			Speed(MHz)	
	2D	3D	2D		3D			2D	3D	
			Static	Dynamic	Total	Static	Dynamic	Total	-	
JPEG	28.401	30.382	811.63	4.27	815.9	769.13	4.01	773.14	193.8	160.72
Matrix 3x3	18.012	30.954	969.84	332	1301.84	1032.14	260	1292.14	158.73	130.01
Matrix 4x4	36.393	61.157	1073.52	495.2	1568.72	1055.65	410	1452.65	146.56	101.41
Matrix 6x6	89.576	144.987	1113.29	580	1693.29	1051.06	450.2	1501.26	98.85	98.1

Table 5.2: 3D-ONoC hardware complexity compared with 2D-ONoC.

3D and 2D ONoC designs, and only the clock frequency is different between them, we can say that the reduction of the clock frequency had an impact on the reduction of the dynamic power. Besides that the clock frequency reduction, we believe that the reduction of number of hops (that will be explained in the next section) also plays an important role in the reduction of dynamic power. In fact, when the number of hops is reduced it means that the flit has less hops, shorter path which eventually means less buffering, routing and scheduling. All these factors lead to reduce the dynamic power when using 3D-ONoC when compared with 2D system.

5.2.2 Performance analysis evaluation

For the performance evaluation, we run each of the four applications. Then we evaluated the execution time, the number of hops and the number of *stop-signal* of each one of them after verifying the correctness of the resulted data.

Starting with the execution time, we run each of the four applications on 3D-ONoC and 2D-ONoC. Figure.5.7 demonstrates the execution time results. Taking a closer look at the JPEG application results, we may see that there is a slight improvement of 1.4% with 3D-ONoC when compared with the 2D architecture. This slight improvement can be explained by many reasons.

First, JPEG is a small application which we could map into only eight nodes. That

is a quiet small number to exploit the benefits of a 3D-NoC. Seconds, when observing the task graph of JPEG (previously shown in Fig.5.1), JPEG has indeed some tasks working in parallel(*Y:d-q-h*, *Cb:d-q-h* and *Cr:d-q-h*), but at the same time we can see that *FIFO* module is dependent of those three tasks. Another reason is, the JPEG computation modules involve heavy computation. This leads to decrease the clock frequency of the entire system in a very inconvenient way for 3D-ONoC. The performance of 3D-ONoC is then hided and can't be taken advantage of. All of those reasons have an important impact on the performance of the 3D-ONoC. JPEG might be a very appropriate application to show the out performance of NoC over the traditional interconnect systems (such us bus-based system or P2P), but when we talk about 3D-ONoC that is targeted for hundreds of cores which is dedicated to a large number of cores with higher parallelism tasks.



Figure 5.7: Execution time comparison between 3D and 2D ONoC.

On the other part, when evaluated with the Matrix multiplication application, 3D-ONoC shows a greater performance and decreases the execution time for about 35%,

33% and 41% for each of 3x3, 4x4 and 6x6 matrix respectively. In total 3D-ONoC reduces the execution time for one single Matrix multiplication to up to 36% when compared with 2D-ONoC. As we stated previously, due to the fact that the Matrix multiplication has a larger data array, higher number of parallel tasks with less dependency between them, Matrix multiplication shows greater performance than JPEG. While the JPEG is mapped onto 8 nodes only, the matrix multiplication can reach the 108 nodes for the 6x6 matrix size. These factors are very suitable to show the performance enhancement when adopting 3D-ONoC. This enhancement can be related to the reduction of number of hops that offers 3D-ONoC.

Code 5.1: Verilog-HDL code for hops number count

1	for (i=1;i<=3;i=i+1)begin
2	for (j=1;j<=3;j=j+1)begin
3	for (k=1;k<=3;k=k+1)begin
4	#200000
5	// ****************Hop count from A to B**************
6	if ((A_adress [i][j][2:0])>(B_adress [j][k][2:0]))
7	Total_hops= Total_hops+ ((A_adress [i][j][2:0])-(B_adress [j][k][2:0]));
8	else
9	Total_hops= Total_hops+ ((B_adress [j][k][2:0])-(A_adress [i][j][2:0]));
0	
1	if ((A_adress [i][j][5:3])>(B_adress [j][k][5:3]))
2	Total_hops= Total_hops+ ((A_adress [i][j][5:3])-(B_adress [j][k][5:3]));
3	else
4	Total_hops= Total_hops+ ((B_adress [j][k][5:3])-(A_adress [i][j][5:3]));
5	
6	1f ((A_adress [1][][8:6])>(B_adress []][K][8:6]))
7	lotal_nops= lotal_nops+ ((A_adress [1][]][8:6])-(B_adress []][k][8:6]));
8	
19	lotal_nops= lotal_nops+ ((B_adress []][K][8:6])-(A_adress [1][]][8:6]));
20	// ***********************Hop count from B to R********************
22	if ((B_adress [i][i][2:0])>(R_adress [k][i][2:0]))
23	Total_hops= Total_hops+ ((B_adress [i][j][2:0])-(R_adress [k][j][2:0]));
24	else
25	Total_hops= Total_hops+ ((R_adress [k][j][2:0])-(B_adress [i][j][2:0]));
26	
27	if ((B_adress [i][j][5:3])>(R_adress [k][j][5:3]))
28	Total_hops= Total_hops+ ((B_adress [i][j][5:3])-(R_adress [k][j][5:3]));
29	else
30	Total_hops= Total_hops+ ((R_adress [k][j][5:3])-(B_adress [i][j][5:3]));
31	
32	if ((B_adress [i][j][8:6])>(R_adress [k][j][8:6]))
33	Total_hops= Total_hops+ ((B_adress [i][j][8:6])-(R_adress [k][j][8:6]));
34	else
5	<pre>iotal_nops= Total_hops+ ((R_adress [k][j][8:6])-(B_adress [i][j][8:6]));</pre>
36	ena
57	ena
8	ena



Parallel Architecture Group

April 5, 2012

Akram Ben Ahmed TR2011

Figure.5.8 show the variation of the number of hops between 3D-ONoc and 2D-ONoC with 3x3, 4x4 and 6x6 matrix multiplication using pessimistic and optimistic mapping. The number of hops can be calculated using the Verilog code depicted in Code.5.1. This portion of code is added to the test bench that performs the calculation.

When we analyze this figure, we may see that 3D-ONoC reduces the number of hops compared with the 2D system with an average percentage of 42%, 31% and 47% 3x3, 4x4 and 6x6 matrices respectively having a total number of hops reduction of 40% over the 2D architecture. This can significantly reduce the execution time, since flits have fewer hops to traverse to reach their destination.

Another reason contributing on the performance of 3D-ONoC is the reduction of the traffic congestion. This can be seen by observing the *Stall-Go* flow control and the number of *stop-signal* generated by each Matrix Multiplication. To execute this calculation, we added a small portion of code (Code.5.2) at the end at the end of the 3D-ONoC module, that uses the *net-stop-out* signal issued from the flow control and calculates the total stall count.

Code 5.2: Verilog-HDL code defining the flit structure

```
1
    11
       3D-ONoC top module: network.v
2
3
4
    always @(reset) begin
5
    if (reset) count <= 0;
6
     end
7
8
9
             @(net_stop_out)
     alwavs
10
11
      begin : stop
          for (j=0;j<Y_WIDTH;j=j+1)begin</pre>
12
             for (k=0; k<X_WIDTH; k=k+1) begin
13
               for (l=0;l<NOUT;l=l+1)begin</pre>
14
               if (net_stop_out[k][j][1]) count = count+1;
15
16
               end
17
             end
          end
18
    end
19
```



Figure 5.9: Stall average count comparison between 3D and 2D ONoC.

As a matter of fact when observing Fig.5.9, we can see that the stall count increase linearly when we increase the matrix which is related to the number of flits traveling the network. Even 3D-ONoC can reach up to 77% of stall count reduction over the 2D design with 6x6 Matrix multiplication, the stall count impact cannot be clearly seen with 3x3 and 4x4 calculation. This can simply explained by the fact that we are calculating a single matrix multiplication which generates only 54 and 128 flits for 3x3 and 4x4 matrix size respectively. This small number of flits was not enough to cause any traffic congestions in 3D-ONoC. For that reason, we decide to extend the evaluation to calculate not only one Matrix multiplication but also to calculate 2, 3 and 4 different matrices at the same. This aims to increase the number of flits traveling the network at the same time to cause congestion. Then we evaluate again the average stall count.

Figure.5.10, depicts the average stall count of both 3D and 2D ONoC when imple-

mented with 1, 2, 3 and 4 matrix multiplications. When analyzing this figure, the stall count has been dramatically decreased to 94%, 67% and 59% in average for 3x3, 4x4 and 6x6 matrix Multiplication respectively. In total 3D-ONoC reduces the stall count to up to 74%.



Figure 5.10: Stall average count comparison between 3D and 2D ONoC with different traffic loads.

After calculating the stall number, we want to see the impact of increasing the traffic congestion on the execution time. So evaluate again the execution time of each Matrix size when performing 1, 2, 3 and 4 matrix multiplications. The result obtained are shown in Fig.5.11 reduces the execution time to 36%, 39% and 47% for 3x3, 4x4 and 6x6 matrix Multiplication respectively. Then improving the total execution time reduction from 36%, obtained in the first experience with one matrix multiplication, to more than 41% when evaluated with heavier traffic load.

As the results mentioned above, 3D-ONoC take advantage of its ability to reduce



Figure 5.11: Execution time comparison between 3D and 2D ONoC with different traffic loads.

the number of hops to enhance the performance. In addition, since 3D-ONoC router has two additional input-output ports, flits traveling the network have better routing choices which eventually will decrease the congestion that can be caused when using 2D-ONoC, having an important impact on the overall performance of the system. Not forget to mention, this will improve the traffic balance along the whole network which plays a very crucial role on the thermal power dissipated from the design.

Chapter 6 Conclusion and Future Work

3D-ONoC is a natural extension of the 2D-ONoC design previously developed by our group. In this report we present a hardware design for 3D-OASIS Networkon-Chip (3D-ONoC) including complete details about the main components of the design. We also present a preliminary hardware and performance evaluation results using JPEG encoder Matrix multiplication applications.

Evaluation results show that in term of speed 3D-ONoC under-performs 2D-ONoC architecture with 16% observing a 37% area utilization penalty and a slight improvement of 1.4% in total power consumption. Despite the increasing hardware complexity, 3D ONoC shows an improvement in term of execution time by reducing the delay to 28% in overall compared to the 2D architecture.

We explained that by the fact that 3D-ONoC decreases the number of hops by 40% and also the average stall count to 74%. In a second experience we proved that by increasing the traffic load with the Matrix application, we can enhance the execution time reduction from 36% obtained with one matrix multiplication to more than 41% with 1, 2, 3 and 4 matrix multiplications.

As a future work, we will try to optimize the routing algorithm in order to enhance the performance of our design. We will try also to optimize the router architecture, especially the input buffers which is one of the most important reason of the area penalty. This aims to obtain an enhanced design of 3D-ONoC that increase the performance while keeping the hardware cost balanced and reasonable. Also, a thermal power study should be done to observe how 3D-ONoC deals with such important performance requirement.

References

- A. Habibi,M. Arjomand, H. Sarbazi-Azad, Multicast-Aware Mapping Algorithm for On-chip Networks, 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing, Feb 2011 pp. 455-462.
- [2] G. Leary, Karam S. Chatha, Design of NoC for SoC with Multiple Use Cases Requiring Guaranteed Performance, 23rd International Conference on VLSI Design, January 2010 pp. 200-205.
- [3] R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling. Proc. of the 32nd Int. Sym. on Comp. Arch., pp. 408-419, Madison, USA, 2005.
- [4] A. Ben Abdallah, M. Sowa, Basic, Network-on-Chip Interconnection for Future Gigascale MCSoCs Applications: Communication and Computation Orthogonalization, Proc. of The TJASSST2006 Symposium on Science, DEC. 2006.
- [5] J. Kim, D. Park, T. Theocharides, V. Narayanan, C. Das. A Low Latency Router Supporting Adaptivity for On-Chip Interconnects. Proc. of the 42nd Conf. on Design Auto., pp. 559-564, 2005.
- [6] J. Kim, C. Nicopoulos, D. Park, V. Narayanan, M. S. Yousif, and C. R. Das. A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks. Proc. of the 33rd Int. Sym. on Comp. Arch., pp. 138-149, 2006.
- [7] A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. Proc. of the 34th Int. Sym. on Comp. Arch., pp. 150-161, 2007.
- [8] R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. Proc. of the 31st Int. Sym. on Comp. Arch., pp. 188-197, 2004.
- [9] W. J. Dally. Express Cubes: Improving the Performance of kary-n-cube Interconnection Networks. IEEE Trans. on Computers, 40(9):1016-1023, 1991.
- [10] J. Kim, J. Balfour, and W. J. Dally. Flatterned Butterfly Topology for On-Chip Networks. Proc. of the 40th Int. Sym. on Microarchitecture, pp. 172-182, 2007.

- [11] U. Y. O. and R. Marculescu. Its a Small World After All: NoC Performance Optimization via Long-Range Link Insertion. IEEE Trans. on VLSI Sys., 14(7):693-706, July 2006.
- [12] G. Philip, B. Christopher, and P. Ramm, Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits, Wiley-VCH, 2008.
- [13] S. Das et al. Technology, Performance, and Computer Aided Design of Three-Dimensional Integrated Circuits. In Proc. International Symposium on Physical Design, 2004.
- [14] P. Morrow, M. Kobrinsky, S. Ramanathan, C.-M. Park, M. Harmes, V. Ramachandrarao, H. Park, G. Kloster, S. List, and S. Kim. Wafer-Level 3D Interconnects Via Cu Bonding. In Proc. the 21st Advanced Metallization Conference, Oct. 2004.
- [15] J. Joyner, P. Zarkesh-Ha, and J. Meindl. A stochastic global net-length distribution for a three-dimensional system-on-chip(3D-SoC). In Proc. 14th Annual IEEE International ASIC/SOC Conference, Sept. 2001.
- [16] A. W. Topol, J. D. C. La Tulipe, L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Ieong, Threedimensional integrated circuits, IBM Journal of Research and Development, vol. 50, no. 4/5, pp. 491506, July 2006.
- [17] L. P. Carloni, P. Pande, and Y. Xie, Networks-on-chip in emerging interconnect paradigms: Advantages and challenges, In Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip (NOCS09), San Diego, CA, May 2009, pp. 93-102.
- [18] F. Li, C. Nicopoulos, T. D. Richardson, Y. Xie, N. Vijaykrishnan, M. T. Kandemir: Design and Management of 3D Chip Multiprocessors Using Networkin-Memory. ISCA 2006: 130-141
- [19] K. Mori, A. Ben Abdallah, K. Kuroda, Design and Evaluation of a Complexity Effective Network-on-Chip Architecture on FPGA, Proc. of The 19th Intelligent System Symposium (FAN 2009), pp.318-321, Sep. 2009.
- [20] K. Mori, A. Esch, A. Ben Abdallah, K. Kuroda, Advanced Design Issues for OASIS Network-on-Chip Architecture, IEEE Proc. of the 5th International Conference on Broadband, Wireless Computing, Communication and Applications (BWCCA-2010), Nov. 2010, pp. 74-79.
- [21] B. Feero, P. Pratim Pande, Performance Evaluation for Three-Dimensional Networks-on-Chip, Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 9th-11th May 2007, pp. 305-310.
- [22] V. F. Pavlidis, E.G. Friedman, 3-D Topologies for Networks-on-chip, IEEE Transactions on VLSI Systems, Oct. 2007, pp. 1081-1090.
- [23] F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir. Design and management of 3D chip multiprocessors using networkin-memory. ACM SIGARCH Computer Architecture News, 34(2):130?141, 2006.
- [24] S. Yan and B. Lin. Design of application-specific 3D networks-on-chip architectures. In Proceedings of International Conference of Computer Design, pages 142149, Oct. 2008.
- [25] C. J. Glass and L. M. Ni, "The Turn Model for Adaptive Routing", in Proc.19th Ann. Int'l Symp. Computer Architecture, May 1992, pp. 278-287.
- [26] J. Hu and R. Marculescu, Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures, in Proc. DATE'03, 2003, pp. 688-693.
- [27] R. S. Ramanujam and B. Lin, Near-optimal oblivious routing on threedimensional mesh networks, in Proc. IEEE Int. Conf. Comp. Design, Lake Tahoe, CA, 2008.
- [28] C. H. Chao, K. Y. Jheng, H. Y. Wang, J. C. Wu, and An-Yeu Wu, "Traffic- and thermal-aware run-time thermal management scheme for 3D NoC systems," in Proc. ACM/IEEE Int. Symp. Networks-on-Chip (NoCS), Grenoble, France, May 2010, pp. 223-230.
- [29] S. TYAGI, EXTENDED BALANCED DIMENSION ORDERED ROUTING ALGORITHM FOR 3D-NETWORKS, Centre for Development of Advance Computing, Noida, (U.P.), India International Conference on Parallel rocessing Workshops, pp 499-506, 2009 http://www.iacqer.com/Proceedings
- [30] J. M. Montaana, M. Koibuchi, H. Matsutani, H. Amano, Balanced Dimension-Order Routing for k-ary n-cubes, Department of Information and Computer Science, Keio University, Yokohama, Japan, International Conference on Parallel rocessing Workshops, pp 499-506, 2009
- [31] K. Lahiri, A. Raghunathan, and S. Dey, Efficient Exploration of the SoC Communication Architecture Design Space, in Proc. IEEE/ACM ICCAD'00, 2000, , pp. 424-430.
- [32] K. Dev, Multi-Objective Optimization using evolutionary Algorithms, John Wiley and Sons Ltd, 2002, pp. 245-253.
- [33] L. Xin and C.-s. Choy, A Low-latency NoC Router with Lookahead Bypass, in IEEE Int. Symp. pn Circuits and Systems (ISCAS), 2010, pp.39813984.
- [34] A Ben Ahmed, A. Ben Abdallah, K. Kuroda, Architecture and Design of Efficient 3D Network-on-Chip (3D NoC) for Custom Multicore SoC, IEEE Proc. of BWCCA-2010, Nov. 2010.

- [35] M. S. Rasmussen, "Network-on-Chip in Digital Hearing Aids", Informatics and Mathematical Modelling, Technical University of Denmark, DTU, Richard Petersens Plads, Building 321, DK-2800 Kgs. Lyngby, IMM-Thesis-2006-76, 2006.
- [36] A. Pullini , F. Angiolini , D. Bertozzi and L. Benini, Fault tolerance overhead in network-on-chip flow control schemes, Proceedings of the 18th annual symposium on Integrated circuits and system design, Florianolpolis, Brazil, September 04-07, 2005, pp.224 - 229
- [37] B. T. Gold. "Balancing Performance, Area, and Power in an On-Chip Network.", Master's thesis, Department of Electrical and Computer Engineering, Virginia Tech, August 2004.
- [38] Z, Fu and X. Ling "The design and implementation of arbiters for Network-onchips." IEEE, Industrial and Information Systems (IIS), 2010 2nd International Conference, vol. 1, p. 292-295, 2010
- [39] J. Rosethal, JPEG Image Compression Using an FPGA, Master of Science in Electrical and Computer Engineering, University of California Santa Barbara DEC. 2006.
- [40] Z. WANG and O. HAMMAMI. "A 24 Processors System on Chip FPGA Design with Network on Chip".

Chapter 7

3D-OASIS Network-on-Chip with JPEG encoder and Matrix Multiplication Verilog-HDL code

3D-OASIS Network-on-Chip with JPEG encoder and Matrix multiplication is implemented in the VerilogHDL code. This appendix includes:

- 2x2x2 3D-ONoC top module *network.v*, that represents the system topology.
- 3D-ONoC implemented with JPEG encoder. This code includes 3D-ONoC topology connected with the different modules of JPEG encoder via the appropriate transmitter and receiver Network Interfaces.
- 3D-ONoC implemented with 3x3 Matrix multiplication (AxB=R) including:
 - One element of Matrix A that sends its own value to three different elements of Matrix B by adding a tag to each flit to be distinguished later in Matrix B.
 - One element of Matrix B that receives three different values from three different elements from Matrix A and perform the multiplication with its own value. Then depending on the tag received with the flit, this Matrix B element sends its the multiplied value to three different elements of Matrix R.
 - One element of Matrix R that receives three different values from three different elements from Matrix B and perform the addition before issuing the final resulted value.
 - The system top module that handles connecting the different matrices elements with 3D-ONoC system.
 - The test-bench file that initialize the different control signals, calculates the number of hops and that receives the resulted Matrix R.

58

```
Code 7.1: Code for 3D-OASIS-NoC Top Module
```

```
/*
1
    .....
2
    * Top level network - Instantiates X_WIDTH x Y_WIDTH x Z_WIDTH
3
    * wormhole routers and interconnects them appropriately
4
    .....
5
   */
6
7
   'ifndef VCS
8
9
    'include "defines.v"
   'endif
10
11
   module network(clk, reset,
12
             data_in, data_out,
13
14
             stop_in, stop_out);
15
      //network size
16
      parameter X_WIDTH = 2;
17
      parameter Y_WIDTH = 2;
18
      parameter Z_WIDTH = 2;
19
20
      //router parameters
21
      parameter NOUT
22
                                = 7;
      parameter FIFO_DEPTH
23
                                = 4;
      parameter FIFO_LOG2D
                               = 2;
24
25
      parameter FIFO_FULL_LVL = 2;
26
27
      input
                                             clk, reset;
29
      input [X_WIDTH*Y_WIDTH*Z_WIDTH*'WIDTH-1:0] data_in;
30
      input [X_WIDTH*Y_WIDTH*Z_WIDTH-1:0]
31
                                                      stop_in;
32
      output [X_WIDTH*Y_WIDTH*Z_WIDTH*'WIDTH-1:0] data_out;
33
      output [X_WIDTH*Y_WIDTH*Z_WIDTH-1:0]
                                                      stop_out;
34
35
36
      wire [('WIDTH*NOUT)-1:0]
                                           net_data_out [X_WIDTH-1:0][Y_WIDTH-1:0][Z_WIDTH
37
           -1:0];
       wire [('WIDTH*NOUT)-1:0]
                                           net_data_in [X_WIDTH-1:0][Y_WIDTH-1:0][Z_WIDTH
38
           -1:0];
39
      wire [NOUT-1:0]
                                  net_stop_out [X_WIDTH-1:0][Y_WIDTH-1:0][Z_WIDTH-1:0];
                                  net_stop_in [X_WIDTH-1:0][Y_WIDTH-1:0][Z_WIDTH-1:0];
      wire [NOUT-1:0]
40
41
42
43
      genvar i, x_pos, y_pos, z_pos;
44
45
      generate
46
47
      //z loop
48
      for (z_pos=0; z_pos<Z_WIDTH; z_pos=z_pos+1) begin:z_loop</pre>
49
50
          //y loop
51
          for (y_pos=0; y_pos<Y_WIDTH; y_pos=y_pos+1) begin:y_loop</pre>
52
53
54
       //x loop
55
      for (x_pos=0; x_pos<X_WIDTH; x_pos=x_pos+1) begin:x_loop</pre>
56
57
59
          router #(NOUT, FIF0_DEPTH, FIF0_LOG2D, FIF0_FULL_LVL) rtr(.clk(clk), .reset(
60
              reset),
             .data_in(net_data_in[x_pos][y_pos][z_pos]), .data_out(net_data_out[x_pos][
                 y_pos][z_pos]),
             .stop_in(net_stop_in[x_pos][y_pos][z_pos]), .stop_out(net_stop_out[x_pos][
62
                 y_pos][z_pos]),
```

.xaddr(x_pos['L2NET_SIZE-1:0]), .yaddr(y_pos['L2NET_SIZE-1:0]), .zaddr(z_pos 63 ['L2NET_SIZE -1:0])); 64 65 //set up inter-router connections with correct boundary conditions 66 for (i=0; i<NOUT; i=i+1) begin:i0</pre> 67 68 //tile interface of router 69 if(i==0) begin 70 assign net_data_in[x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = data_in[(' 71 WIDTH*X_WIDTH*z_pos)+('WIDTH*Y_WIDTH*z_pos)+('WIDTH*X_WIDTH*y_pos)+('WIDTH *(x_pos+1))-1:('WIDTH*X_WIDTH*z_pos)+('WIDTH*Y_WIDTH*z_pos)+('WIDTH*X_WIDTH *y_pos)+('WIDTH*x_pos)]; assign data_out[('WIDTH*X_WIDTH*z_pos)+('WIDTH*Y_WIDTH*z_pos)+('WIDTH*X_WIDTH* 72 y_pos)+('WIDTH*(x_pos+1))-1:('WIDTH*X_WIDTH*z_pos)+('WIDTH*Y_WIDTH*z_pos)+('WIDTH*X_WIDTH*y_pos)+('WIDTH*x_pos)] = net_data_out[x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i]; 73 assign net_stop_in[x_pos][y_pos][i] = stop_in[(X_WIDTH*z_pos)+(Y_WIDTH* 74 z_pos)+(X_WIDTH*y_pos)+x_pos]; assign stop_out[(X_WIDTH*z_pos)+(Y_WIDTH*z_pos)+(X_WIDTH*y_pos)+x_pos] = 75 net_stop_out[x_pos][y_pos][z_pos][i]; 76 end 77 //north edge of router 78 if(i==1) begin 79 80 if(y_pos==Y_WIDTH-1) begin assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0; 81 assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1; 82 end else begin 83 assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 84 net_data_out[x_pos][y_pos+1][z_pos]['WIDTH*(3+1)-1:'WIDTH*3]; assign net_stop_in [x_pos][y_pos][i] = net_stop_out[x_pos][y_pos+1][85 z_pos][3]; 86 end 87 end 88 //east edge of router 89 if(i==2) begin 90 if(x_pos==X_WIDTH-1) begin 91 assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0; 92 93 assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1; 94 end else begin assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 95 net_data_out[x_pos+1][y_pos][z_pos]['WIDTH*(4+1)-1:'WIDTH*4]; 96 assign net_stop_in [x_pos][y_pos][i] = net_stop_out[x_pos+1][y_pos][z_pos][4]; 97 end end 98 99 //south edge of router 100 if(i==3) begin 101 if(y_pos==0) begin 102 assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0; 103 assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1; 104 105 end else begin assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 106 net_data_out[x_pos][y_pos-1][z_pos]['WIDTH*(1+1)-1:'WIDTH*1]; assign net_stop_in [x_pos][y_pos][i] = net_stop_out[x_pos][y_pos-1][107 z_pos][1]; end 108 end 109 110 //west edge of router 111 if(i==4) begin 112 113 if(x_pos==0) begin assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0; 114 assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1; 115

```
end else begin
116
              assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] =
117
                  net_data_out[x_pos-1][y_pos][z_pos]['WIDTH*(2+1)-1:'WIDTH*2];
              assign net_stop_in [x_pos][y_pos][i] = net_stop_out[x_pos-1][y_pos][
118
                  z_pos][2];
          end
119
120
              end
              //up edge of router
121
              if(i==5) begin
122
123
          if(z_pos==Z_WIDTH-1) begin
              assign net_data_in [x_pos][y_pos][2_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0;
124
              assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1;
125
          end else begin
126
              assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] =
127
                  net_data_out[x_pos][y_pos][z_pos+1]['WIDTH*(6+1)-1:'WIDTH*6];
              assign net_stop_in [x_pos][y_pos][z_pos][i] = net_stop_out[x_pos][y_pos][
128
                  z_pos+1][6];
129
          end
130
              end
131
132
              //down edge of router
133
134
                  if(i==6) begin
135
          if(z_pos==0) begin
136
              assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] = 0;
137
138
              assign net_stop_in [x_pos][y_pos][z_pos][i] = 1'b1;
          end else begin
139
140
              assign net_data_in [x_pos][y_pos][z_pos]['WIDTH*(i+1)-1:'WIDTH*i] =
                  net_data_out[x_pos][y_pos][z_pos-1]['WIDTH*(5+1)-1:'WIDTH*5];
              assign net_stop_in [x_pos][y_pos][z_pos][i] = net_stop_out[x_pos][y_pos][
141
                  z_pos-1][5];
            end
142
143
           end
144
        end // for (i=0; i<NOUT-1; i=i+1)</pre>
145
146
       end // block: x_loop
147
148
      end // block: y_loop
149
150
     end // block: z_loop
151
152
    endgenerate
153
154
    endmodule // network
155
```

7.1 3D-ONoC with JPEG encoder

Code 7.2: 3D-OASIS Network-on-Chip with JPEG encoder top module

```
'ifndef VCS
1
    'include "defines.v"
2
   'endif
3
4
5
   module 3D-NoC-JPEG (clk,clk1,reset,
                      RGB_stream, enb_in,
6
                      end_of_file_signal,
7
                      JPEG_bitstream, data_ready,
8
                      end_of_file_bitstream_count,
9
10
                      eof_data_partial_ready);
11
             // input and output
12
                clk; // For NoC and NI
      input
13
                             // For JPEG modules
      input
                    clk1;
14
      input
15
                    reset;
      input [23:0] RGB_stream;
16
      input
                    enb_in;
17
     input end_of_file_signal;
18
19
                      JPEG_bitstream;
20
     output [31:0]
21
     output
                    data_ready;
     output [4:0]
                   end_of_file_bitstream_count;
22
                    eof_data_partial_ready;
23
     output
24
   // clock registers
25
26
               [3:0] i;
27
      reg
28
29
   30
      ***************Wires**************
31
   11
   32
33
     // Network
34
      wire [32:0]
                    data_in_13,data_in_12,data_in_11,data_in_10,data_in_03,data_in_02
35
          ,data_in_01,data_in_00;
36
      wire [32:0] w_13,w_12,w_11,w_10,w_03,w_02,w_01,w_00;
37
             [7:0] stop_out_N;
[7:0] stop_in_N;
38
      wire
39
      wire
40
     // RGBtoYCrCb module
41
42
      wire [23:0] RGB2YCBCR_in;
                  enable_in;
      wire
43
44
                    RGB2YCBCR_out;
45
      wire [23:0]
                  enable_out;
      wire
46
47
     // Y d_q_h module
48
            [7:0] data_Y;
49
      wire
                  enb_Y;
50
      wire
51
          [31:0] JPEG_Y;
52
     wire
      wire
                  ready_Y;
53
              [4:0] orc_Y;
      wire
54
55
      wire
                  eobo_Y;
                  eobe_Y;
      wire
56
57
     // Cr d_q_h module
58
             [7:0] data_Cr;
      wire
59
60
      wire
                  enb_Cr;
61
     wire [31:0] JPEG_Cr;
62
```

ready_Cr; 63 wire 64 wire [4:0] orc_Cr; eobe_Cr; 65 wire 66 // Cb d_q_h module 67 wire [7:0] data_Cb; 68 69 wire enb_Cb; 70 [31:0] JPEG_Cb; wire 71 72 wire ready_Cb; [4:0] orc_Cb; 73 wire wire eobe_Cb; 74 75 // output to Y 76 wire [31:0] y_data_in; 77 wire y_data_ready; wire [4:0] y_orc; 78 79 80 wire y_eof_output; 81 wire y_eof_empty; 82 // output to Cb 83 wire [31:0] Cb_data_in; 84 wire Cb_data_ready; 85 wire [4:0] Cb_orc; 86 Cb_eof_empty; wire 87 88 // output to Y 89 wire [31:0] Cr_data_in; 90 91 wire Cr_data_ready; wire [4:0] Cr_orc; 92 Cr_eof_empty; 93 wire 94 // output from FIF0 95 96 wire [31:0] JPEG_out; wire data_ready_out; 97 wire [4:0] orc_reg_out; 98 99 // output to Checker 100 wire [31:0] Che_JPEG_data; 101 wire Che_data_ready; 102 wire [4:0] Che_orc; 103 104 wire [31:0] che_JPEG_bitstream1; 105 wire che_data_ready_1; 106 107 wire [4:0] che_end_of_file_bitstream_count; che_ff_eof_data_partial_ready; 108 wire 109 110 network network (.clk(clk), 111 .reset(reset), 112 .data_in({data_in_13,data_in_12,data_in_11,data_in_10,data_in_03, 113 data_in_02,data_in_01,data_in_00}), 114 .data_out({w_13,w_12,w_11,w_10,w_03,w_02,w_01,w_00}), .stop_in(stop_in_N), 115 .stop_out(stop_out_N) 116); 117 118 // RGB stream sending to RGB2YCBCR 119 NI_02_send NIsend02(.clk(clk), 120 .rst(reset), 121 122 .enable(enb_in), .data_in(RGB_stream), 123 .flit(data_in_02) 124 125); 126 // RGB2YCBCR receiving from RGB stream 127 128 NI_03_rec NIrec03 (.clk(clk), .rst(reset), 129

```
.flit(w_03),
130
                  .data_out(RGB2YCBCR_in),
131
                  .enable(enable_in)
132
                  );
133
134
    // RGB2YCBCR module
135
136
    RGB2YCBCR RGB (.clk(clk1),
                 .rst(reset),
137
                  .enable(enable_in),
138
139
                  .data_in(RGB2YCBCR_in),
                 .data_out(RGB2YCBCR_out),
140
                  .enable_out(enable_out)
141
142
                  );
143
    // RGB2YCBCR sending to Y, Cr, and Cb \,
144
    NI_03_send NIsend03(.clk(clk),
145
                 .rst(reset),
146
147
                  .enable(enable_out),
148
                  .data_in(RGB2YCBCR_out),
                  .flit(data_in_03)
149
150
                  );
151
    // Y receiving from RGB2YCBCR
152
    NI_00_rec NIrec00 (.clk(clk),
153
                  .rst(reset),
154
155
                  .flit(w_00),
                 .data_out(data_Y),
156
157
                  .enable(enb_Y)
158
                 );
    // Y_dqh module
159
                      (.clk(clk1),
160
    yd_q_h Y_dqh
161
                 .rst(reset),
                  .enable(enb_Y)
162
163
                  .data_in(data_Y),
                  .JPEG_bitstream(JPEG_Y),
164
                  .data_ready(ready_Y),
165
166
                  .y_orc(orc_Y),
                  .end_of_block_output(eobo_Y),
167
                  .end_of_block_empty(eobe_Y)
168
                  );
169
170
    // Y sending to FIFO
171
    NI_00_send NIsend00(.clk(clk),
172
                 .rst(reset),
173
174
                  .y_data_in(JPEG_Y),
                 .y_data_ready(ready_Y),
175
                  .y_orc(orc_Y),
176
177
                  .y_eof_output(eobo_Y),
                  .y_eof_empty(eobe_Y),
178
179
                  .flit(data_in_00)
                  );
180
181
    // Cb receiving from RGB2YCBCR
182
    NI_11_rec NIrec11 (.clk(clk),
183
                  .rst(reset).
184
                  .flit(w_11),
185
                  .data_out(data_Cb),
186
187
                  .enable(enb_Cb)
                  );
188
189
    // Cb_dqh module
190
    cbd_q_h Cb_dqh
                        (.clk(clk1),
191
                 .rst(reset),
192
193
                  .enable(enb_Cb),
                 .data_in(data_Cb),
194
                  .JPEG_bitstream(JPEG_Cb),
195
                  .data_ready(ready_Cb),
196
                  .cb_orc(orc_Cb),
197
```

```
.end_of_block_empty(eobe_Cb)
198
199
                 );
200
    // Cb sending to FIFO
201
    NI_11_send NIsend11(.clk(clk),
202
                 .rst(reset),
203
                 .Cb_data_in(JPEG_Cb),
204
                 .Cb_data_ready(ready_Cb),
205
                 .Cb_orc(orc_Cb),
206
207
                 .Cb_eof_empty(eobe_Cb),
208
                 .flit(data_in_11)
209
                 );
210
    // Cr receiving from RGB2YCBCR
211
212
    NI_01_rec NIrec01 (.clk(clk),
213
                 .rst(reset),
                 .flit(w_01),
214
215
                 .data_out(data_Cr),
216
                 .enable(enb_Cr)
217
                 );
218
    // Cr_dqh module
219
                        (.clk(clk1),
220
    crd_q_h Cr_dqh
221
                 .rst(reset),
                 .enable(enb Cr).
222
223
                 .data_in(data_Cr),
                 .JPEG_bitstream(JPEG_Cr),
224
                 .data_ready(ready_Cr),
225
226
                 .cr_orc(orc_Cr),
                 .end_of_block_empty(eobe_Cr)
227
228
                 );
229
    // Cr sending to FIFO
230
231
    NI_01_send NIsend01(.clk(clk),
232
                 .rst(reset),
                 .Cr_data_in(JPEG_Cr),
233
234
                 .Cr_data_ready(ready_Cr),
                 .Cr_orc(orc_Cr),
235
236
                 .Cr_eof_empty(eobe_Cr),
                 .flit(data_in_01)
237
                 );
238
239
    // FIFO receiving from Y, Cb, Cr
240
    NI_10_rec NIrec10 (.clk(clk),
241
242
                 .rst(reset),
                 .flit(w_10),
243
244
                 .y_data_in(y_data_in), .y_data_ready(y_data_ready), .y_orc(y_orc), .
                      y_eof_output(y_eof_output), .y_eof_empty(y_eof_empty),
                 .Cb_data_in(Cb_data_in), .Cb_data_ready(Cb_data_ready), .Cb_orc(Cb_orc),
245
                      .Cb_eof_empty(Cb_eof_empty),
                  .Cr_data_in(Cr_data_in), .Cr_data_ready(Cr_data_ready), .Cr_orc(Cr_orc),
246
                      .Cr_eof_empty(Cr_eof_empty)
247
                 ):
248
    // FIFO receiving from Y, Cb, Cr
249
    fifo_out FIFO
                     (.clk(clk1),
250
                  .rst(reset),
251
252
                  .cb_JPEG_bitstream(Cb_data_in), .cr_JPEG_bitstream(Cr_data_in), .
                      y_JPEG_bitstream(y_data_in),
253
                  .cb_orc(Cb_orc), .cr_orc(Cr_orc), .y_orc(y_orc),
254
                  .cb_data_ready(Cb_data_ready), .cr_data_ready(Cr_data_ready), .
                       y_data_ready(y_data_ready),
                  .end_of_block_output(y_eof_output),
255
                  .cb_eob_empty(Cb_eof_empty), .cr_eob_empty(Cr_eof_empty), .y_eob_empty(
256
                       y_eof_empty),
                  .JPEG_bitstream(JPEG_out), .data_ready(data_ready_out), .orc_reg(
257
                       orc_reg_out));
```

```
259
    // FIFO sending to Checker
260
    NI_10_send NIsend10(.clk(clk),
261
                 .rst(reset),
262
                 .JPEG_data(JPEG_out),
263
                 .data_ready(data_ready_out),
264
265
                 .orc(orc_reg_out),
                 .flit(data_in_10)
266
                 );
267
268
    // Checker receiving from FIFO
269
    NI_12_rec NIrec12 (.clk(clk),
270
271
                 .rst(reset),
                 .flit(w_12),
272
                 .JPEG_data(Che_JPEG_data),
273
                 .data_ready(Che_data_ready),
274
                 .orc(Che_orc)
275
276
                 );
277
    // FF_checker module
278
279
     ff_checker ff_check (.clk(clk1),
                   .rst(reset),
280
                    .end_of_file_signal(end_of_file_signal),
281
                    .JPEG_in(Che_JPEG_data),
282
                    .data_ready_in(Che_data_ready),
283
284
                     .orc_reg_in(Che_orc),
                    .JPEG_bitstream_1(che_JPEG_bitstream1),
285
286
                    .data_ready_1(che_data_ready1),
287
                    .orc_reg(che_end_of_file_bitstream_count),
                    .eof_data_partial_ready(che_eof_data_partial_ready));
288
289
290
    // Checker sending to JPEG_bitstream
291
292
    NI_12_send NIsend12(.clk(clk),
                 .rst(reset),
293
                 .JPEG_data(che_JPEG_bitstream1),
294
295
                 .data_ready(che_data_ready1),
                 .orc(che_end_of_file_bitstream_count),
296
                 .eof_data_partial_ready(che_eof_data_partial_ready),
297
                 .flit(data_in_12)
298
                 );
299
300
    // JPEG_bitstream receiving from Checker
301
    NI_13_rec NIrec13 (.clk(clk),
302
                 .rst(reset),
303
                 .flit(w_13),
304
                 .JPEG_data(JPEG_bitstream),
305
306
                 .data_ready(data_ready),
                 .orc(end_of_file_bitstream_count),
307
308
                 .eofr(eof_data_partial_ready)
309
                 );
    endmodule
310
```

7.2 **3D-ONoC** with 3x3 Matrix Multiplication

Code 7.3: Verilog-HDL sample code For Matrix A

```
1
      //**** This module represents one element of the first Matrix A ****//
2
   //**** It sends 3 different flits to 3 different elements of Matrix B ****//
3
4
5
    'ifndef VCS
     'include "defines.v"
6
    'endif
7
8
   module Matrix (clk, reset,
9
10
               Matrix_value_A,
11
               next_port1,dest1,
               next_port2,dest2,
12
               next_port3,dest3,
13
14
               tag,
15
               data_out);
16
   input
                               clk, reset;
17
               ['Matrix_WIDTH-1:0] Matrix_value_A;
18
   input
19
   input
               [6:0]
                                 next_port1,next_port2,next_port3;
                                  dest1,dest2,dest3;
20
   input
               [8:0]
21
   input
               [2:0]
                                  tag;
   output reg ['WIDTH-1:0]
                                      data_out;
22
23
24
   reg [3:0]
                     state;
25
26
       always @(posedge clk)begin
27
          if(reset==1)
        state <= 'f1;</pre>
28
29
          else begin
        if (state==4'b0100) data_out <= 0;</pre>
30
        else state <= state+1;</pre>
31
        end
32
33
34
         case(state)
35
           'f1:begin
36
37
             if(reset==0)
               begin
38
                               <= 1'b1;
               data_out[0]
39
40
               data_out['NEXT_PORT] <= next_port1;</pre>
               data_out['DEST] <= dest1;</pre>
41
               data_out['DATA_Mat] <= Matrix_value_A;</pre>
42
43
               data_out['TAG] <= tag;</pre>
               end
44
45
             else state <= 'f1;</pre>
46
          end
47
           'f2:begin
48
49
             data_out[0]
                              <= 1'b1;
             data_out['NEXT_PORT] <= next_port2;</pre>
50
             data_out['DEST] <= dest2;</pre>
51
            data_out['DATA_Mat] <= Matrix_value_A;
data_out['TAG] <= tag;</pre>
52
53
          end
54
55
           'f3:begin
56
            data_out[0]
                             <= 1'b1;
57
             data_out['NEXT_PORT] <= next_port3;</pre>
58
59
             data_out['DEST] <= dest3;</pre>
             data_out['DATA_Mat] <= Matrix_value_A;</pre>
60
             data_out['TAG] <= tag;</pre>
61
62
           end
```

```
64 'f4:begin
65 data_out <= 0;
66 end
67 default:state <= 'f4;
68
69 endcase
70
71 end
72 endmodule
```

Code 7.4: Verilog-HDL sample code For Matrix B

```
1
             //**** This module represents one element of the second Matrix B ****//
2
3
          //**** It receives 3 different flits to 3 different elements of Matrix A ****//
                   //**** verifies the tag, make the multiplication****//
4
          //**** sends the resulted multiplication to 3 different elements of Matrix R
5
               ****//
6
    'ifndef VCS
7
8
     'include "defines.v"
    'endif
9
10
   module Matrix3 (clk, reset,
11
12
               Matrix_value_B, data_in,
               next_port1,dest1,
13
               next_port2,dest2,
14
15
               next_port3,dest3,
               data_out);
16
17
18
   input
                            clk, reset;
               ['Matrix_WIDTH-1:0] Matrix_value_B;
19
   input
               ['WIDTH-1:0]
20
   input
                                data_in;
21
    input
               [6:0]
                               next_port1,next_port2,next_port3;
                              dest1,dest2,dest3;
   input
               [8:0]
22
23
24
   output reg ['WIDTH-1:0] data_out;
25
26
27
   always @(data_in)begin
         if(!data_in) data_out <= 0;</pre>
28
        else begin
29
            if(data_in['TAG]==3'b000) begin
30
                               <= 1'b1;
31
               data_out[0]
               data_out['NEXT_PORT] <= next_port1;</pre>
32
               data_out['DEST] <= dest1;
data_out['DATA_Mat] <= Matrix_value_B*data_in['DATA_Mat];</pre>
33
34
               data_out['TAG] <= data_in['TAG];</pre>
35
36
             end
37
             else begin
                 if(data_in['TAG]==3'b001) begin
38
39
                   data_out[0] <= 1'b1;</pre>
40
                   data_out['NEXT_PORT] <= next_port2;</pre>
                   data_out['DEST] <= dest2;</pre>
41
                   data_out['DATA_Mat] <= Matrix_value_B*data_in['DATA_Mat];</pre>
42
                   data_out['TAG] <= data_in['TAG];</pre>
43
44
                 end
45
                 else begin
                   data_out[0]
                                    <= 1'b1;
46
                   data_out['NEXT_PORT] <= next_port3;</pre>
47
                   data_out['DEST] <= dest3;</pre>
48
                   data_out['DATA_Mat] <= Matrix_value_B*data_in['DATA_Mat];</pre>
49
                   data_out['TAG] <= data_in['TAG];</pre>
50
51
                 end
            end
52
53
        end
   end
54
55
   endmodule
```

```
Code 7.5: Verilog-HDL sample code For Matrix R
```

```
1
            //**** This module represents one element of the resulted Matrix R ****//
2
          //**** It receives 3 different flits to 3 different elements of Matrix B ****//
3
                   //^{\ast\ast\ast\ast} verifies the tag, make the final addition ^{\ast\ast\ast\ast}//
4
5
6
    'ifndef VCS
    'include "defines.v"
7
    'endif
8
9
   module Matrix2 (clk, reset,
10
11
               data_in,
               Matrix_value_R);
12
13
    input
                           clk, reset;
14
   input
             ['WIDTH-1:0] data_in;
15
16
   output reg ['Matrix_WIDTH-1:0] Matrix_value_R;
17
18
19
       always @(posedge clk)begin
20
      if(reset==1) Matrix_value_R <= 0;</pre>
21
22
      else
        if (data_in) begin
23
          Matrix_value_R <= Matrix_value_R+data_in['DATA_Mat];</pre>
24
25
        end
      end
26
    endmodule
27
```

```
Code 7.6: 3D-OASIS Network-on-Chip with 3x3 Matrix Multiplication top module
```

```
1
2
   'ifndef VCS
3
    'include "defines.v"
4
   'endif
5
6
7
   module System (clk, reset,
8
             val_R11,val_R12,val_R13,
9
             val_R21,val_R22,val_R23,
             val_R31,val_R32,val_R33);
10
11
12
   input
                         clk, reset;
   output ['Matrix_WIDTH-1:0] val_R11,val_R12,val_R13,val_R21,val_R22,val_R23,val_R31
13
       ,val_R32,val_R33;
14
15
      wire [('WIDTH-1):0] w_00,w_01,w_02,w_03,w_04,w_05,w_06,w_07,w_08;
16
      wire [('WIDTH-1):0] w_10,w_11,w_12,w_13,w_14,w_15,w_16,w_17,w_18;
17
      wire [('WIDTH-1):0] w_20,w_21,w_22,w_23,w_24,w_25,w_26,w_27,w_28;
18
19
      wire [('WIDTH-1):0] data_in_08,data_in_07,data_in_06,data_in_05,data_in_04,
20
          data_in_03,data_in_02,data_in_01,data_in_00;
      wire [('WIDTH-1):0] data_in_18,data_in_17,data_in_16,data_in_15,data_in_14,
21
          data_in_13,data_in_12,data_in_11,data_in_10;
22
      wire [('WIDTH-1):0] data_in_28,data_in_27,data_in_26,data_in_25,data_in_24,
          data_in_23, data_in_22, data_in_21, data_in_20;
23
24
     wire ['X_WIDTH*'Y_WIDTH*'Z_WIDTH-1:0] stop_out;
     wire ['X_WIDTH*'Y_WIDTH*'Z_WIDTH-1:0] stop_in;
25
26
27
    network network( .clk(clk),
28
               .reset(reset),
               .data_in({data_in_28,data_in_27,data_in_26,data_in_25,data_in_24,
29
                   data_in_23,data_in_22,data_in_21,data_in_20,
                      data_in_18, data_in_17, data_in_16, data_in_15, data_in_14, data_in_13,
30
                          data_in_12,data_in_11,data_in_10,
                      data_in_08, data_in_07, data_in_06, data_in_05, data_in_04, data_in_03,
31
                          data_in_02,data_in_01,data_in_00}),
32
               .data_out({w_28,w_27,w_26,w_25,w_24,w_23,w_22,w_21,w_20,
33
                       w_18,w_17,w_16,w_15,w_14,w_13,w_12,w_11,w_10,
34
                       w_{08}, w_{07}, w_{06}, w_{05}, w_{04}, w_{03}, w_{02}, w_{01}, w_{00}\})
               .stop_in(stop_in),
35
36
               .stop_out(stop_out));
37
   38
   39
   40
41
   Matrix A11 (.clk(clk),
42
           .reset(reset),
43
           .Matrix_value_A('val_A11*(!reset)),
44
           .next_port1('UP),.dest1('dest_B11),
45
           .next_port2('EAST),.dest2('dest_B12),
46
           .next_port3('EAST),.dest3('dest_B13),
47
           .tag(3'b000),
48
49
           .data_out(data_in_06));
50
   Matrix A12 (.clk(clk),
51
52
           .reset(reset),
           .Matrix_value_A('val_A12*(!reset)),
53
           .next_port1('WEST),.dest1('dest_B21),
54
           .next_port2('SOUTH),.dest2('dest_B22),
55
           .next_port3('EAST),.dest3('dest_B23),
56
           .tag(3'b000),
57
58
           .data_out(data_in_07));
59
60
```

```
Matrix A13 (.clk(clk),
61
            .reset(reset),
62
             .Matrix_value_A('val_A13*(!reset)),
63
             .next_port1('WEST),.dest1('dest_B31),
64
             .next_port2('WEST),.dest2('dest_B32),
65
             .next_port3('SOUTH),.dest3('dest_B33),
66
67
             .tag(3'b000),
             .data_out(data_in_08));
68
69
70
    Matrix A21 (.clk(clk),
71
72
             .reset(reset),
73
             .Matrix_value_A('val_A21*(!reset)),
             .next_port1('NORTH),.dest1('dest_B11),
74
             .next_port2('EAST),.dest2('dest_B12),
75
             .next_port3('EAST),.dest3('dest_B13),
76
             .tag(3'b001),
77
78
             .data_out(data_in_03));
79
80
   Matrix A22 (.clk(clk),
81
             .reset(reset),
82
             .Matrix_value_A('val_A22*(!reset)),
83
             .next_port1('WEST),.dest1('dest_B21),
84
             .next_port2('UP),.dest2('dest_B22),
85
             .next_port3('EAST),.dest3('dest_B23),
86
             .tag(3'b001),
87
88
             .data_out(data_in_04));
89
    Matrix A23 (.clk(clk),
90
91
             .reset(reset),
92
             .Matrix_value_A('val_A23*(!reset)),
             .next_port1('WEST),.dest1('dest_B31),
93
             .next_port2('WEST),.dest2('dest_B32),
94
             .next_port3('SOUTH),.dest3('dest_B33),
95
             .tag(3'b001),
96
97
             .data_out(data_in_05));
98
99
   Matrix A31 (.clk(clk),
100
             .reset(reset),
101
             .Matrix_value_A('val_A31*(!reset)),
102
             .next_port1('NORTH),.dest1('dest_B11),
103
             .next_port2('EAST),.dest2('dest_B12),
.next_port3('EAST),.dest3('dest_B13),
104
105
             .tag(3'b010),
106
107
             .data_out(data_in_00));
108
109
   Matrix A32 (.clk(clk),
110
            .reset(reset),
111
             .Matrix_value_A('val_A32*(!reset)),
112
             .next_port1('WEST),.dest1('dest_B21),
113
             .next_port2('NORTH),.dest2('dest_B22),
114
             .next_port3('EAST),.dest3('dest_B23),
115
             .tag(3'b010),
116
             .data_out(data_in_01));
117
118
119
    Matrix A33 (.clk(clk),
120
121
             .reset(reset),
             .Matrix_value_A('val_A33*(!reset)),
122
             .next_port1('WEST),.dest1('dest_B31),
123
             .next_port2('WEST),.dest2('dest_B32),
124
             .next_port3('UP),.dest3('dest_B33),
125
             .tag(3'b010),
126
             .data_out(data_in_02));
127
128
```

```
130
   131
   132
133
   Matrix2 R11 (.clk(clk),
134
135
          .reset(reset),
136
          .data_in(w_16),
          .Matrix_value_R(val_R11));
137
138
   Matrix2 R12 (.clk(clk),
139
140
          .reset(reset),
141
          .data_in(w_17),
          .Matrix_value_R(val_R12));
142
143
144
   Matrix2 R13 (.clk(clk),
145
146
          .reset(reset),
147
          .data_in(w_18),
          .Matrix_value_R(val_R13));
148
149
150
   Matrix2 R21 (.clk(clk),
151
         .reset(reset),
152
          .data in(w 13).
153
154
          .Matrix_value_R(val_R21));
155
156
157
   Matrix2 R22 (.clk(clk),
         .reset(reset),
158
159
          .data_in(w_14),
160
          .Matrix_value_R(val_R22));
161
162
   Matrix2 R23 (.clk(clk),
163
164
          .reset(reset),
165
          .data_in(w_15),
          .Matrix_value_R(val_R23));
166
167
168
   Matrix2 R31 (.clk(clk),
169
170
          .reset(reset),
          .data_in(w_10),
171
          .Matrix_value_R(val_R31));
172
173
174
   Matrix2 R32 (.clk(clk),
175
176
          .reset(reset),
          .data_in(w_11),
177
          .Matrix_value_R(val_R32));
178
179
180
181
   Matrix2 R33 (.clk(clk),
          .reset(reset),
182
          .data in(w 12).
183
          .Matrix_value_R(val_R33));
184
185
   186
   187
   188
189
   Matrix3 B11 (.clk(clk),
190
          .reset(reset),
191
192
          .Matrix_value_B('val_B11*(!reset)),
          .data_in(w_26),
193
          .next_port1('DOWN),.dest1('dest_R11),
194
195
          .next_port2('SOUTH),.dest2('dest_R21),
          .next_port3('SOUTH),.dest3('dest_R31),
196
```

197		.data_out(data_in_26));
198		
199	Matrix3	B12 (.clk(clk),
200		.reset(reset),
201		.Matrix_value_B('val_B12*(!reset)),
202		.data_in(w_27),
203		.next_port1('EAST),.dest1('dest_R12),
204		.next_port2('EAST),.dest2('dest_R22),
205		.next_port3('EASI),.dest3('dest_R32),
206		.uala_oul(uala_IN_27));
207		
208	Matrix3	B13 ($clk(clk)$
210	naciins	.reset(reset).
211		.Matrix_value_B('val_B13*(!reset)),
212		.data_in(w_28),
213		<pre>.next_port1('DOWN),.dest1('dest_R13),</pre>
214		.next_port2('SOUTH),.dest2('dest_R23),
215		<pre>.next_port3('SOUTH),.dest3('dest_R33),</pre>
216		.data_out(data_in_28));
217		
218		
219	Matrix3	B21 (.clk(clk),
220		.reset(reset),
221		.Matrix_Value_B('Val_B21^(!reset)),
222		next nort1('NORTH) dest1('dest R11)
223		next port2('DOWN) dest2('dest R21)
225		next_port2('SOUTH)dest3('dest_R31).
226		.data out(data in 23)):
227		
228		
229	Matrix3	B22 (.clk(clk),
230		.reset(reset),
231		.Matrix_value_B('val_B22*(!reset)),
232		.data_in(w_24),
233		.next_port1('NORTH),.dest1('dest_R12),
234		.next_port2('DUWN),.dest2('dest_R22),
235		data out(data in 24)):
230		.uata_out(uata_in_24));
238		
239	Matrix3	B23 (.clk(clk),
240		.reset(reset),
241		.Matrix_value_B('val_B23*(!reset)),
242		.data_in(w_25),
243		<pre>.next_port1('NORTH),.dest1('dest_R13),</pre>
244		<pre>.next_port2('DOWN),.dest2('dest_R23),</pre>
245		.next_port3('SOUTH),.dest3('dest_R33),
246		.data_out(data_in_25));
247		
248	Matriv?	B31 (c]k(c]k)
249 250	natiiX3	reset(reset)
251		.Matrix value B('val B31*(!reset)).
252		.data in(w 20).
253		<pre>.next_port1('NORTH),.dest1('dest_R11),</pre>
254		.next_port2('NORTH),.dest2('dest_R21),
255		.next_port3('DOWN),.dest3('dest_R31),
256		.data_out(data_in_20));
257		
258		
259	Matrix3	B32 (.clk(clk),
260		.reset(reset),
261		.Matrix_value_B('val_B32*(!reset)),
262		.uala_IN(W_41), next nort1('NOPTU) dost1('doot P12)
203 264		next nort2('NORTH) dest2('dest P22)
∠04		.next_ports(Nokin),.uest2(uest_K22),

```
.next_port3('DOWN),.dest3('dest_R32),
265
              .data_out(data_in_21));
266
267
268
    Matrix3 B33 (.clk(clk),
269
270
              .reset(reset),
              .Matrix_value_B('val_B33*(!reset)),
271
272
              .data_in(w_22),
              .next_port1('NORTH),.dest1('dest_R13),
.next_port2('NORTH),.dest2('dest_R23),
273
274
              .next_port3('DOWN),.dest3('dest_R33),
275
              .data_out(data_in_22));
276
277
278
    endmodule // TOP_test
279
```

3

6 7

9

20

22

26

27 28

34

35 36

37

38

39

40

42

43

44

45

46 47

48

49

51

52

53

54

56

57

58

59

60

61

63

```
2
   'ifndef VCS
   'include "defines.v"
4
   'endif
5
  module Test;
8
  wire ['Matrix_WIDTH-1:0] val_R11,val_R12,val_R13;
wire ['Matrix_WIDTH-1:0] val_R21,val_R22,val_R23;
wire ['Matrix_WIDTH-1:0] val_R31,val_R32,val_R33;
10
11
12
13
14
  reg clk;
15
  reg reset;
16
  reg [8:0]
                 A_adress [3:1][3:1];
17
  reg [8:0]
                  B_adress [3:1][3:1];
18
                  R_adress [3:1][3:1];
19
  reg [8:0]
  reg [9:0] Total_hops;
21
  integer i,j,k;
23
24
    System sys (.clk(clk),
25
           .reset(reset),
           .val_R11(val_R11),.val_R12(val_R12),.val_R13(val_R13),
           .val_R21(val_R21),.val_R22(val_R22),.val_R23(val_R23),
           .val_R31(val_R31),.val_R32(val_R32),.val_R33(val_R33));
29
30
     always #100000 clk = ~clk;
31
     initial begin
32
33
       #0
       clk = 0;
       reset = 1'b1;
      Total_hops <= 0;</pre>
      A_adress [1][1] = 'dest_A11 ;
41
      A_adress [1][2] = 'dest_A12 ;
      A_adress [1][3] ='dest_A13
      A_adress [2][1] ='dest_A21
      A_adress [2][2] = 'dest_A22 ;
      A_adress [2][3] ='dest_A23 ;
      A_adress [3][1] ='dest_A31
      A_adress [3][2] = 'dest_A32 ;
      A_adress [3][3] ='dest_A33 ;
      50
      R_adress [1][1] = 'dest_R11 ;
      R_adress [1][2] ='dest_R12
      R_adress [1][3] = 'dest_R13
55
      R_adress [2][1] = 'dest_R21 ;
      R_adress [2][2] = 'dest_R22
      R_adress [2][3] = 'dest_R23
      R_adress [3][1] = 'dest_R31
      R_adress [3][2] = 'dest_R32
      R_adress [3][3] = 'dest_R33 ;
62
      65
      B_adress [1][1] = 'dest_B11 ;
66
      B_adress [1][2] = 'dest_B12 ;
67
```

Code 7.7: Test-bench for 3x3 Matrix multiplication

```
B_adress [1][3] = 'dest_B13 ;
68
        B_adress [2][1] = 'dest_B21 ;
69
        B_adress [2][2] = 'dest_B22
70
        B_adress [2][3] = 'dest_B23 ;
71
        B_adress [3][1] = 'dest_B31 ;
72
        B_adress [3][2] = 'dest_B32
73
74
        B_adress [3][3] = 'dest_B33 ;
75
76
          #2000000
77
          reset = 1'b0;
78
79
80
        for (i=1;i<=3;i=i+1)begin</pre>
81
82
          for (j=1; j<=3; j=j+1) begin</pre>
            for (k=1; k<=3; k=k+1) begin</pre>
83
             #200000
84
      85
86
              if ((A_adress [i][j][2:0])>(B_adress [j][k][2:0]))
              Total_hops= Total_hops+ ((A_adress [i][j][2:0])-(B_adress [j][k][2:0]));
87
88
              else
              Total_hops= Total_hops+ ((B_adress [j][k][2:0])-(A_adress [i][j][2:0]));
89
90
              if ((A_adress [i][j][5:3])>(B_adress [j][k][5:3]))
91
              Total_hops= Total_hops+ ((A_adress [i][j][5:3])-(B_adress [j][k][5:3]));
92
93
              else
94
              Total_hops= Total_hops+ ((B_adress [j][k][5:3])-(A_adress [i][j][5:3]));
95
              if ((A_adress [i][j][8:6])>(B_adress [j][k][8:6]))
96
              Total_hops= Total_hops+ ((A_adress [i][j][8:6])-(B_adress [j][k][8:6]));
97
98
              else
99
              Total_hops= Total_hops+ ((B_adress [j][k][8:6])-(A_adress [i][j][8:6]));
100
      101
              if ((B_adress [i][j][2:0])>(R_adress [k][j][2:0]))
102
              Total_hops= Total_hops+ ((B_adress [i][j][2:0])-(R_adress [k][j][2:0]));
103
104
              else
              Total_hops= Total_hops+ ((R_adress [k][j][2:0])-(B_adress [i][j][2:0]));
105
106
              if ((B_adress [i][j][5:3])>(R_adress [k][j][5:3]))
107
              Total_hops= Total_hops+ ((B_adress [i][j][5:3])-(R_adress [k][j][5:3]));
108
109
              else
              Total_hops= Total_hops+ ((R_adress [k][j][5:3])-(B_adress [i][j][5:3]));
110
111
112
              if ((B_adress [i][j][8:6])>(R_adress [k][j][8:6]))
              Total_hops= Total_hops+ ((B_adress [i][j][8:6])-(R_adress [k][j][8:6]));
113
114
              else
              Total_hops= Total_hops+ ((R_adress [k][j][8:6])-(B_adress [i][j][8:6]));
115
            end
116
117
          end
118
        end
119
120
          #20000000
    finish;
121
122
       end // initial begin
123
    endmodule // TOP_test
124
```