

Contents

1	Introduction to Neuromorphic Computing Systems	1
1.1	Introduction	1
1.2	Design Challenges	5
1.3	Neural Networks	6
1.3.1	Artificial Neural Networks	6
1.3.2	Spiking Neural Networks	7
1.4	Learning in Spiking Neural Networks	8
1.5	Synapse Memory Technologies	9
1.6	Neurons Communication Network	10
1.7	Neuromorphic System Design Domains	10
1.8	Chapter Summary	11
	References	11
2	Neuromorphic System Design Fundamentals	15
2.1	Introduction	15
2.1.1	Spiking Neural Networks	16
2.1.2	Neural Coding Schemes	18
2.2	Spiking Neuron Models	21
2.2.1	Hodgkin-Huxley Model	22
2.2.2	Izhikevich Model	23
2.2.3	Leaky Integrate and Fire Model	24
2.3	Learning Algorithms	25
2.3.1	Supervised Learning	25
2.3.2	Unsupervised Learning	26
2.4	Synapse Memory	27
2.4.1	SRAM	28
2.4.2	eDRAM	28
2.4.3	Memristor	30
2.5	Inter-Neuron Communication Schemes	30
2.5.1	AER—Address Event Representation	31
2.6	Neuromorphic Spike Routing	32

2.7	Chapter Summary	32
	References	32
3	Learning in Neuromorphic Systems	37
3.1	Learning Methods	37
3.2	Conversion from ANN to SNN	38
	3.2.1 Converted SNNs	38
	3.2.2 Challenges of ANN Conversion	39
3.3	Supervised Learning	43
	3.3.1 <i>Tempotron</i>	43
	3.3.2 <i>ReSuMe</i>	44
	3.3.3 <i>SpikeProp</i> Algorithm	45
	3.3.4 Approximate Derivative Method (<i>ADM</i>)	48
3.4	Unsupervised Learning	48
	3.4.1 Pair-Based STDP Learning Rule	49
	3.4.2 Triplet STDP Learning Rule	50
	3.4.3 Reward-Modulated STDP Learning	51
	3.4.4 Other Variants of STDP Learning Rule	51
3.5	Chapter Summary	52
	References	52
4	Emerging Memory Devices for Neuromorphic Systems	55
4.1	Introduction	55
4.2	Memory Technology	57
	4.2.1 SRAM	58
	4.2.2 eDRAM	60
	4.2.3 STT-RAM	61
	4.2.4 RRAM and Resistive Crossbar	62
	4.2.5 Phase Change Memory	63
	4.2.6 Other Memory Technologies	64
4.3	Memory Organization	65
4.4	Memory for Neuromorphic Systems	67
	4.4.1 Neuron State Memory	67
	4.4.2 Synapse Memory	68
4.5	Dynamic NVM Synapse	76
	4.5.1 Learning Related NVM	76
	4.5.2 Conductance Drift in NVM	76
4.6	Chapter Summary	77
	References	77
5	Communication Networks for Neuromorphic Systems	79
5.1	Introduction	79
5.2	Neural Communication	80
5.3	Interconnect for Inter-Neural Communication	82
	5.3.1 SpiNNaker	83
	5.3.2 TrueNorth	85
	5.3.3 Loihi	85

- 5.4 Interconnect Design Principles 86
 - 5.4.1 OSI Model for Network-on-Chip 87
 - 5.4.2 Network Topologies 88
 - 5.4.3 Application Mapping 90
 - 5.4.4 Communication Architecture 92
- 5.5 Advanced Interconnects Multicore Neuromorphic Systems 98
 - 5.5.1 Three Dimensional On-chip Interconnect 100
 - 5.5.2 Photonic On-chip Interconnect for High-Bandwidth
Multicore SoCs 110
 - 5.5.3 Network Interface 121
- 5.6 Chapter Summary 122
- References 122
- 6 Fault-Tolerant Neuromorphic System Design 127**
 - 6.1 Introduction 127
 - 6.1.1 Measure of Fault Tolerance 128
 - 6.1.2 Type of Faults and Behavior 129
 - 6.1.3 Impact of Faults on Neuromorphic System 131
 - 6.2 Conventional Computing System Fault Tolerance 132
 - 6.2.1 Hardware Approach 132
 - 6.2.2 Information Redundancy 134
 - 6.2.3 Software Approach 137
 - 6.3 Fault-Tolerance for Neuromorphic Computing 137
 - 6.3.1 Memory Protection 138
 - 6.3.2 Communication Protection 138
 - 6.3.3 Computation Protection 138
 - 6.3.4 SNN Mapping for Tolerating Errors 139
 - 6.3.5 Fault-Tolerant Remapping for Neuromorphic Computing 140
 - 6.4 Chapter Summary 150
 - References 153
- 7 Reconfigurable Neuromorphic Computing System 155**
 - 7.1 Introduction 155
 - 7.2 Fault-Tolerant Neural Networks 158
 - 7.2.1 Learning-Based Approach 158
 - 7.2.2 Architecture-Based Approach 158
 - 7.2.3 Hybrid-Based Approach 160
 - 7.3 Inter-Neuron Communication Network 160
 - 7.4 Reconfigurable Neuromorphic System Building Blocks 163
 - 7.4.1 Spiking Neuron Processing Core 164
 - 7.4.2 Network Interface 167
 - 7.4.3 Fault-Tolerant Multicast 3D Router 167

7.5	Fault-Tolerant Spike Routing Algorithm.....	169
7.5.1	Shortest Path K-means Multicast Spike Routing Algorithm	169
7.5.2	Fault-Tolerant K-means Multicast Spike Routing Algorithm	170
7.6	Mapping	173
7.7	Complexity Analysis.....	175
7.8	Chapter Summary	177
	References	178
8	Case Study: Real Hardware-Software Design of 3D-NoC-Based Neuromorphic System.....	183
8.1	Introduction	183
8.2	R-NASH System	185
8.3	R-NASH Hardware	186
8.3.1	R-NASH Hardware Building Blocks	186
8.3.2	Spiking Neural Processing Core (SNPC).....	187
8.3.3	Network Interface.....	188
8.3.4	Crossbar	189
8.3.5	Controlling	190
8.3.6	Inter-Neural Interconnect.....	191
8.4	R-NASH Learning	192
8.4.1	Off-chip Learning	192
8.4.2	Online Learning with STDP.....	192
8.5	R-NASH Initial Mapping	194
8.5.1	Genetic Algorithm	195
8.5.2	Selection.....	196
8.5.3	Crossover.....	196
8.5.4	Mutation.....	197
8.5.5	Genetic Algorithm for Neurons Mapping on R-NASH Hardware	197
8.6	R-NASH Run-Time Maintenance	199
8.6.1	Data Integrity Protection	199
8.6.2	Communication Protection	200
8.6.3	Fault-Tolerant Neurons Mapping Scheme	200
8.7	R-NASH Evaluation Results	203
8.7.1	Initial Mapping Evaluation	204
8.7.2	Fault-Tolerant Mapping	208
8.7.3	Hardware Complexity	209
8.7.4	System Validation.....	210
8.7.5	Unsupervised STDP	213
8.8	Chapter Summary	214
	References	215

- 9 Survey of Neuromorphic Systems** 217
 - 9.1 Introduction 217
 - 9.2 Software Emulation Approach 219
 - 9.2.1 SpiNNaker 219
 - 9.3 Digital Hardware Design Approach 227
 - 9.3.1 IBM TrueNorth 228
 - 9.3.2 Intel Loihi 233
 - 9.4 Analog and Mixed-Signal Hardware Approach 234
 - 9.4.1 NeuroGrid 234
 - 9.5 Chapter Summary 238
 - References 238

- Index** 241