



Spiking Neuron Processing Core (SNPC) Physical Design

Technical Report

© [Adaptive Systems Laboratory](#)

Division of Computer Engineering
School of Computer Science and Engineering
University of Aizu

Contact: [d8211104, benab] @ u-aizu.ac.jp

Edition: April 22, 2021



SNPC Design Phases

1. Specification and RTL design.
 2. RTL Functional Simulation with Modelsim.
 3. Synthesis with Cadence Genus.
 4. Gate Level Simulation.
 5. Place and Route with Cadence Innovus.
-



Phase 1: Specification and RTL design




Contents

- Architecture
 - Specification
 - RTL Design
-




High Level View of SNPC Architecture





Specification and RTL Design

- First the logical behavior of the SNPC design is specified in Verilog HDL language. The logical behavior is described in the RTL level of abstraction, because it's most suitable for clocked designs. The SNPC design consist of sub-designs which are described in separate HDL codes. These sub designs are used in designs higher in hierarchy.
- Specification:
 - 256 leaky integrate and fire (LIF) neurons
 - 65K synapses: 256 SRAMs (256-bank, 8-bit)
 - Spike timing-dependent plasticity (STDP) on-chip learning
- The design hierarchy of SNPC and the sub-designs is described below:





Phase 2: RTL Functional Simulation with Modelsim



Contents

- RTL Functional simulation directory structure
- Environment setup
- Modelsim simulation and Result Verification






RTL Simulation with Modelsim

- To test the logical behavior of the SNPC and the sub-designs, testbenches are specified. The testbenches are basically also a description in Verilog HDL which supplies the designs and sub-design with stimulus signals. The functional simulation is performed with interactive batch scripts. The SNPC design sources are first loaded in modelsim, and compiled starting from the top design, to the sub-designs, and then the testbench source. After compilation, the test bench is run, to perform the simulation (Both the compilation and simulation is performed using the interactive batch scripts). For this functional simulation, the MNIST dataset of 10,000 16×16 images are classified according to their labels from 1-9. The weights for this classification has been trained off-chip as ANN, and then converted to SNN. The MNIST images are converted to spikes using Poisson distribution.
 - Specification:
 - Network: 256:10 (single layer), 256:225:10 (2 layer)
 - Synapses: 25,600, 59,850 (57,600 + 2250) 8-bit
 - This simulation is going to be performed using batch scripts are in *~/SNPC/RTL_SIM/script/* directory.
 - The trained synapse weights are loaded into the synapse memory before simulation begins.
-




Directory Structure





Environment Setup

A screenshot of a terminal window. The title bar shows the user 'ikechukwu@zxp007' and the current directory '~/Documents/3D_NASH_FTKMCR/Tutorial/SNPC/SIM/work'. The terminal has a menu bar with 'File', 'Edit', 'View', 'Search', 'Terminal', and 'Help'. The command prompt shows two lines of input: '[ikechukwu@zxp007 work]\$ source ~/.cad.sh' and '[ikechukwu@zxp007 work]\$ modelsim'. A red box highlights these two lines, and a red number '1' is placed to the left of the first line.

```
ikechukwu@zxp007:~/Documents/3D_NASH_FTKMCR/Tutorial/SNPC/SIM/work _ □ ×
File Edit View Search Terminal Help
1 [ikechukwu@zxp007 work]$ source ~/.cad.sh
  [ikechukwu@zxp007 work]$ modelsim
```


(1) To set the functional simulator working environment, from the terminal, navigate to `~/SNPC/RTL_SIM/work/`. If you are using file explorer, go to the same directory, right click and select **Open in Terminal**. Use the following commands to set the environment then launch modelsim.

```
source ~/.cad.sh
modelsim
```





Begin RTL Simulation



(1) After launching modelsim, use the following command to run the simulation.

do ../script/run_Local_MNIST.tcl



Verification of RTL Simulation Results

2


Transcript

```

# vsim -quiet -t lps work.TB_SNPC_MNIST -gOUTPUT_CLASSIF_FILE=../output/MNIST_10K_V-1.0.txt -gINPUT_SPIKE_FI
LE=../input/RAM/TEST_X/SPIKE_IMG-8.bin" -g_IMG_IDX="8" -g_QUIT=0
# Start time: 11:03:05 on Apr 13,2021
# Output spikes after all timestep of IMAGE(8): '{17, 0, 0, 0, 0, 0, 0, 0, 0}'
# Output is number : 9 with 17 spikes
# ** Note: $stop : .././TB/TB_SNPC_MNIST.v(165)
# Time: 128247 ns Iteration: 1 Instance: /TB_SNPC_MNIST
# Break in Module TB_SNPC_MNIST at .././TB/TB_SNPC_MNIST.v line 165
# End time: 11:03:15 on Apr 13,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim -quiet -t lps work.TB_SNPC_MNIST -gOUTPUT_CLASSIF_FILE=../output/MNIST_10K_V-1.0.txt -gINPUT_SPIKE_FI
LE=../input/RAM/TEST_X/SPIKE_IMG-9.bin" -g_IMG_IDX="9" -g_QUIT=0
# Start time: 11:03:15 on Apr 13,2021
# Output spikes after all timestep of IMAGE(9): '{0, 0, 0, 15, 4, 0, 0, 0, 0}'
# Output is number : 6 with 15 spikes
# ** Note: $stop : .././TB/TB_SNPC_MNIST.v(165)
# Time: 128247 ns Iteration: 1 Instance: /TB_SNPC_MNIST

```

1



Input spike

Synapse weight
to LIF neurons

Output
spike

(1) The simulation result is displayed in the modelsim transcript.

(2) Simulation waveform of the SNPC showing the input spikes, synapse weights sent to the LIF neurons and output spike.



Modify RTL Simulation Script

```
set SRC_DIR {../../RTL/}

if {[file isdirectory work]} {
  # this is a directory
} else {
  vlib work
  vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../RTL/LIF_neuron.v
  vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../RTL/xbar.v

  #vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../RTL/LB.v
  vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../RTL/aw_ram_dp_sr_sw.v

  vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../RTL/SNPC_cntrl.v
  vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../RTL/SNPC.v

  vlog -quiet -vlog01compat -work work +incdir+$SRC_DIR ../../TB/TB_SNPC_MNIST.v
  # vlog -vlog01compat -work work ../../TB/SNPC/TB_SNPC_MNIST_10K.v
}

for {set i 1} {$i < 10} {incr i} {
  puts "I run the image: $i"
  vsim -quiet -t lps -g QUIT=0 -g IMG_IDX="$i" -gINPUT_SPIKE_FILE="../../input/RAM/TEST_X/SPIKE_IMG-$i.bin" \
    -gOUTPUT_CLASSIF_FILE="../../output/MNIST_10K_V-1.0.txt" work.TB_SNPC_MNIST
  run -all
  # quit -sim
  add wave -group TOP /*
  add wave -group TOP /output_spike_cnt
  add wave -group SNPC0 /SNPC0/*
  add wave -group SNPC1 /SNPC1/*
}

# quit -sim
exit
```

(1) Note: The MNIST simulation runs for 10 images by default. To change this number, open `~/SNPC/RTL_SIM/script/run_Local_MNIST.tcl` in text editor and the number of images can be changed to a maximum of 10,000. The simulation output is stored in `~/SNPC/RTL_SIM/output`



Phase 3: Synthesis with Cadence Genus




Contents

- Synthesis directory structure
- Environment and Genus synthesis steps
- Synthesis generated files and reports





Synthesis directory structure





Synthesis with Cadence Genus

- Now that the SNPC RTL design is logically valid, it should be synthesized into design which consists of only the standard cells and macros from the different libraries. For this, the single layer network and Cadence genus tool will be used. The synthesis is going to be done with a script. The script is written in TCL language, and specify the synthesis configuration, files, and constraints like clock period, input/output delay, library etc. The Nangate open cell library is used for this synthesis.
 - The synthesis is going to be done in the `~/SNPC/SYNTH` directory. From terminal, navigate to the `~/SNPC/SYNTH/` directory, or if you are using file explorer, go to the directory, right click and select **Open in Terminal**.
 - The SNPC has 256 neurons. But to be able to perform gate level simulation and the post P&R simulation, we will synthesize for the single layer network with 10 neurons in the SNPC (Note: you can change the number of neurons in the SNPC to 256 before synthesis).
-



Step 1: Environment and tool launch

```
ikechukwu@zxp007:~/Documents/3D_NASH_FTKMCR/Tutorial/SNPC/SYNTH - □ ×
File Edit View Search Terminal Help
1 [ikechukwu@zxp007 SYNTH]$ source ~/.cad.sh
  [ikechukwu@zxp007 SYNTH]$ genus -legacy_ui
```

(1) In terminal, type the following command to set the environment and launch Cadence genus:

```
source ~/.cad.sh  
genus -legacy_ui
```



Synthesis Script

```
#####  
# Script for SNPC Cadence Genus synthesis  
# Use with syn-rtl -f rtl-script  
#####  
  
# Set the search paths to the libraries and the HDL files  
# Remember that "." means your current directory. Add more directories  
# after the . if you like.  
set_attribute hdl_search_path {./Src}  
set_attribute lib_search_path {./LIB}  
set_attribute library [list typical.lib output_sp_w8_b256_freepdk45/sram_sp_w8_b256_freepdk45_TT_1p1V_25C.lib]  
set_attribute information_level 6  
  
set myFiles [list LIF.v LIF_neuron.v SNPC.v SNPC_cntrl.v xbar.v common.v];# All HDL files  
set basename SNPC ;# name of top level module  
set myClk clk ;# clock name  
set myPeriod_ps 10000 ;# Clock period in ns  
set myInDelay_ns 0.1 ;# delay from clock to inputs valid  
set myOutDelay_ns 0.1 ;# delay from clock to output valid  
set runname net ;# name appended to output files  
  
#####  
#* below here shouldn't need to be changed... *  
#####  
  
# Analyze and Elaborate the HDL files  
read_hdl ${myFiles}  
elaborate ${basename}
```

```
# Apply Constraints and generate clocks  
set clock [define_clock -period ${myPeriod_ps} -name ${myClk} [clock_ports]]  
external_delay -input $myInDelay_ns -clock ${myClk} [find / -port ports_in/*]  
external_delay -output $myOutDelay_ns -clock ${myClk} [find / -port ports_out/*]  
  
# Sets transition to default values for Synopsys SDC format,  
#fall/rise 400ps  
dc::set_clock_transition .4 $myClk  
  
# check that the design is OK so far  
check_design -unresolved  
report timing -lint  
  
# Synthesize the design to the target library  
synthesize -to_mapped  
  
# Write out the reports  
report timing > ./reports/${basename}_${runname}_timing.rep  
report gates > ./reports/${basename}_${runname}_cell.rep  
report power > ./reports/${basename}_${runname}_power.rep  
report area > ./reports/${basename}_${runname}_area.rep  
  
# Write out the structural Verilog and sdc files  
write_hdl -mapped > ./output_files/${basename}_${runname}.v  
write_sdc > ./output_files/${basename}_${runname}.sdc  
write_sdf > ./output_files/${basename}_${runname}.sdf
```

- The synthesis script can be found in `~/SNPC/SYNTH/script/` directory. As shown in the image above, the design source and libraries are specified then the timing parameters are set before synthesis begins.



Step 2: Begin Synthesis

```
File Edit View Search Terminal Help
legacy_genus:/> source script/snpc.tcl
```

(1) In terminal, to run the synthesis script, type the following command:

source script/snpc.tcl



Generated Files and Reports

- When the synthesis is done, the generated netlist and constraint files are saved in the `~SNPC/SYNTH/output_files/` directory. The hardware complexity reports (area, cell, power, and timing) of both instances of SNPC are saved in the `~SNPC/SYNTH/reports/` directory.



Area Report

```
=====  
Generated by: Genus(TM) Synthesis Solution 18.13-s027_1  
Generated on: Apr 19 2021 10:16:36 am  
Module: SNPC  
Technology libraries: NangateOpenCellLibrary revision 1.0  
                   sram_sp_w8_b256_freepdk45_TT_1p1V_25C_lib  
Operating conditions: typical (balanced_tree)  
Wireload mode: enclosed  
Area mode: timing library  
=====
```

Instance	Module	Cell Count	Cell Area	Net Area	Total Area	Wireload
SNPC		3204	49002.671	0.000	49002.671	5K_hvratio_1_1 (D)
XBAR0	xbar_LAYER_INDX0_WEIGHT_WIDTH8_SPK_ARRAY_WIDTH256_	2217	47267.553	0.000	47267.553	5K_hvratio_1_1 (D)
LIF_GEN[9].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_26	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[8].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_27	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[7].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_28	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[6].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_29	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[5].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_30	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[4].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_31	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[3].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_32	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[2].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_33	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[1].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0_34	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
LIF_GEN[0].LIF0	LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REG0	97	170.772	0.000	170.772	5K_hvratio_1_1 (D)
CNTL0	SNPC_cntrl	15	25.802	0.000	25.802	5K_hvratio_1_1 (D)

(D) = wireload is default in technology library

- The area report from synthesizing an SNPC with the single layer network is shown in the figure above describing the ten neurons, their synapse memory contained in the crossbar (xbar), and the control unit. The total area is depicted in 1



Power Report

```
=====
Generated by:      Genus(TM) Synthesis Solution 18.13-s027_1
Generated on:     Apr 19 2021 10:16:36 am
Module:          SNPC
Technology libraries: NangateOpenCellLibrary revision 1.0
                  sram_sp_w8_b256_freepdk45_TT_1p1V_25C_lib
Operating conditions: typical (balanced_tree)
Wireload mode:   enclosed
Area mode:       timing library
=====
```

Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)
SNPC	3204	131531.155	2391192.834	2522723.989 ¹
XBAR0	2217	94371.775	1790324.843	1884696.617
LIF_GEN[1].LIF0	97	3674.987	50217.790	53892.777
LIF_GEN[3].LIF0	97	3670.734	59367.429	63038.163
LIF_GEN[6].LIF0	97	3668.777	50887.476	54556.254
LIF_GEN[5].LIF0	97	3663.160	52133.784	55796.944
LIF_GEN[2].LIF0	97	3656.570	50652.893	54309.464
LIF_GEN[9].LIF0	97	3653.810	52437.971	56091.781
LIF_GEN[7].LIF0	97	3652.001	49376.049	53028.050
LIF_GEN[4].LIF0	97	3651.879	54303.068	57954.948
LIF_GEN[0].LIF0	97	3645.549	53134.886	56780.435
LIF_GEN[8].LIF0	97	3644.805	50285.061	53929.866
CNTL0	15	543.179	9930.136	10473.315

- The power report from synthesizing an SNPC with the single layer network is shown in the figure above describing the ten neurons, their synapse memory contained in the crossbar (xbar), and the control unit. The total power is depicted in **1**



Cell Report

```
=====  
Generated by: Genus(TM) Synthesis Solution 18.13-s027_1  
Generated on: Apr 19 2021 10:16:36 am  
Module: SNPC  
Technology libraries: NangateOpenCellLibrary revision 1.0  
                    sram_sp_w8_b256_freepdk45_TT_1p1V_25C_lib  
Operating conditions: typical (balanced_tree)  
Wireload mode: enclosed  
Area mode: timing library  
=====
```

Gate	Instances	Area	Library
AND2_X1	96	102.144	NangateOpenCellLibrary
AND2_X4	1	2.394	NangateOpenCellLibrary
AND3_X1	64	85.120	NangateOpenCellLibrary
AND3_X4	1	2.926	NangateOpenCellLibrary
AND4_X1	21	33.516	NangateOpenCellLibrary
AOI211_X1	2	2.660	NangateOpenCellLibrary
AOI21_X1	19	20.216	NangateOpenCellLibrary
AOI221_X1	13	20.748	NangateOpenCellLibrary
AOI222_X1	196	417.088	NangateOpenCellLibrary
AOI22_X1	84	111.720	NangateOpenCellLibrary
CLKBUF_X1	80	63.840	NangateOpenCellLibrary
DFF_X1	389	1759.058	NangateOpenCellLibrary
DFF_X2	1	5.054	NangateOpenCellLibrary
FA_X1	70	297.920	NangateOpenCellLibrary
INV_X1	545	289.940	NangateOpenCellLibrary
INV_X16	1	4.522	NangateOpenCellLibrary
INV_X8	2	4.788	NangateOpenCellLibrary
MUX2_X1	10	18.620	NangateOpenCellLibrary
NAND2_X1	189	150.822	NangateOpenCellLibrary
NAND2_X4	1	2.394	NangateOpenCellLibrary
NAND3_X1	57	60.648	NangateOpenCellLibrary
NAND4_X1	51	67.830	NangateOpenCellLibrary
NOR2_X1	217	173.166	NangateOpenCellLibrary

```
NOR3_X1          108 114.912 NangateOpenCellLibrary  
NOR4_X1          170 226.100 NangateOpenCellLibrary  
OAI211_X1        24  31.920 NangateOpenCellLibrary  
OAI21_X1         136 144.704 NangateOpenCellLibrary  
OAI21_X2         5   9.310 NangateOpenCellLibrary  
OAI221_X1       103 164.388 NangateOpenCellLibrary  
OAI222_X1        1   2.128 NangateOpenCellLibrary  
OAI22_X1        25  33.250 NangateOpenCellLibrary  
OR2_X1          46  48.944 NangateOpenCellLibrary  
OR3_X1          43  57.190 NangateOpenCellLibrary  
OR4_X1          79 126.084 NangateOpenCellLibrary  
XNOR2_X1        139 221.844 NangateOpenCellLibrary  
XOR2_X1         205 327.180 NangateOpenCellLibrary  
sram_sp_w8_b256_freepdk45 10 43797.583 sram_sp_w8_b256_freepdk45_TT_1p1V_25C_lib
```

```
total 3204 49002.671
```

Library	Instances	Area	Instances %
NangateOpenCellLibrary	3194	5205.088	1 99.7
sram_sp_w8_b256_freepdk45_TT_1p1V_25C_lib	10	43797.583	2 0.3

Type	Instances	Area	Area %
timing_model	10	43797.583	89.4
sequential	390	1764.112	3.6
inverter	548	299.250	0.6
buffer	80	63.840	0.1
logic	2176	3077.886	6.3
physical_cells	0	0.000	0.0
total	3204	49002.671	100.0

- The cell report provides a report of the number of instances and area of each of the library cell used for the design. **1** for the Nangate library and **2** for the SRAM library



Timing Report

```

=====
Generated by:   Genus(TM) Synthesis Solution 18.13-s027_1
Generated on:  Apr 19 2021 10:16:36 am
Module:        SNPC
Technology libraries: NangateOpenCellLibrary revision 1.0
                  sram_sp_w8_b256_freepdk45_TT_1p1V_25C_lib
Operating conditions: typical (balanced_tree)
Wireload mode: enclosed
Area mode:     timing library
=====
  
```

g3298/CO	FA_X1	1	3.0	15	+72	5845	F
g3296/CI						+19	5864
g3296/CO	FA_X1	1	3.0	15	+72	5936	F
g3294/CI						+19	5955
g3294/CO	FA_X1	5	9.5	24	+87	6042	F
g3291/A						+17	6059
g3291/ZN	OAI21_X1	2	3.9	35	+33	6092	R
g3284/C1						+13	6105
g3284/ZN	OAI211_X1	1	2.4	18	+28	6133	F
g3277/A						+15	6148
g3277/ZN	XNOR2_X1	1	1.2	14	+41	6189	F
g3272/B						+8	6197
g3272/Z	MUX2_X1	3	5.4	14	+69	6265	F
g3269/A1						+15	6281
g3269/ZN	NAND2_X1	2	4.0	15	+23	6304	R
g3265/A1						+14	6318
g3265/ZN	NAND2_X1	12	22.6	44	+58	6376	F
g3263/A						+20	6396
g3263/ZN	INV_X1	1	1.9	14	+25	6421	R
g3261/C1						+11	6432
g3261/ZN	AOI221_X1	1	1.8	22	+17	6449	F
g3254/A						+12	6461
g3254/ZN	INV_X1	1	1.4	9	+17	6478	R
r_acc_V_reg[1]/D	<<< DFF_X1					+9	6487
r_acc_V_reg[1]/CK	setup					400	+56 6543 R

1

```

-----
(clock clk)      capture      10000 R
-----
Timing slack : 3457ps
Start-point : XBAR0/GEN_RAM[9].R0/c1k0
End-point  : LIF_GEN[9].LIF0/r_acc_V_reg[1]/D
(P) : Instance is preserved
  
```

- The timing report provides a report of the validation of timing performance of the SNPC. This validation is done by checking all possible paths for timing violations. 1 shows the period of the SNPC.



Phase 4: Gate Level Simulation with Modelsim



Contents

- Gate level simulation directory structure
- Environment and Modelsim simulation





Gate Level Simulation with Modelsim

- This is basically the same step as RTL simulation, only here the synthesized SNPC source is simulated together with a SDF (standard delay format) file. The synthesized SNPC source (netlist) is a structural description of the design, with all the standard cells and macro's (memory blocks) connected to each other in the best possible way, for a functional and fastest design. The SDF file contains of delay values for the used standard cells, and the interconnect delays are guessed, because Design Compiler doesn't contain any interconnect information. These delay values are annotated into the synthesized design and simulated.

- For this simulation, the same setup and MNIST dataset for RTL functional simulation is used.





Environment setup

```
File Edit View Search Terminal Help
1 [ikechukwu@zxp007 work]$ source ~/.cad.sh
  [ikechukwu@zxp007 work]$ modelsim
```


(1) To set the functional simulator working environment, from the terminal, navigate to `~/SNPC/GL_SIM/work/`. If you are using file explorer, go to the same directory, right click and select **Open in Terminal**. Use the following command to set the environment and launch modelsim.

```
source ~/.cad.sh
modelsim
```





Begin Gate Level Simulation



(1) After launching modelsim, use the following command to run the simulation.

do ../script/run_Local_MNIST.tcl



Modify Gate Level Simulation Script

```
set SRC_DIR {../Netlist/}
#set LIB_DIR {../../LIB/}

if {[file isdirectory work]} {
  # this is a directory
} else {
  vlib work

  vlog -quiet -vlog01compat -work work +incdir+${SRC_DIR} ../Netlist/SNPC_net.v
  vlog -quiet -vlog01compat -work work +incdir+${SRC_DIR} ../../LIB/NangateOpenCellLibrary.v

  vlog -quiet -vlog01compat -work work +incdir+${SRC_DIR} ../TB/TB_SNPC_MNIST.v
  # vlog -vlog01compat -work work ../../TB/SNPC/TB_SNPC_MNIST_10K.v
}

for {set i 1} {${i} < 2} {incr i} {
  puts "I run the image: $i"
  vsim -quiet -t lps -g_QUIT=0 -g_IMG_INDX="$i" -gINPUT_SPIKE_FILE="../input/RAM/TEST_X/SPIKE_IMG-$i.bin" \
    -gOUTPUT_CLASSIF_FILE="../output/MNIST_10K_V-1.0.txt" work.TB_SNPC_MNIST
  run -all
  #quit -sim
  #add wave -group TOP /*
  #add wave -group TOP /output_spike_cnt
  #add wave -group SNPC0 /SNPC0/*
  #add wave -group SNPC1 /SNPC1/*
}

# quit -sim
exit
```

(1) Note: The MNIST simulation runs for 2 images by default. To change this number, open `~/SNPC/GL_SIM/script/run_Local_MNIST.tcl` in text editor and the number of images can be changed to a maximum of 10,000. The simulation output is stored in `~/SNPC/GL_SIM/output`



Phase 5: Place & Route with Cadence Innovus




Contents

- Place & Route (P&R) directory structure
 - Environment
 - Innovus P&R steps (Batch mode)
 - Innovus P&R steps (GUI mode)
-



Place and Route directory structure





Place and Route

- The place and route process places each macro from the synthesis netlist into an available location on the target silicon and connects the macros using routing resources available on the target silicon and technology. The place and route tools read the netlist, extract the components and nets from the netlist, place the components on the target device, and interconnect the components using the specified interconnections.
 - To perform the place and route, copy the files generated from the netlist from *~/SNPC/SYNTH/RTL_SYNTH/output_files/* to *~/SNPC/PnR/input_files/*. The scripts for the place and place and route scripts are located in the */SNPC/PnR/scripts/* directory. Two of the scripts “*.global*” and “*.view*” are used to set the parameters (libraries, constraints, netlist) and conditions for the place and route. The next five scripts which their names begin with indexes from 0 to 5 are all scripts for various stage of the place and route stages: initialize, floor plan, place macro, place standard cell, route, and finish. The final script without index is used to call the other scripts during the place and route.
-



Place & Route (Batch Mode) (1/3)

```
ikechukwu@zxp007:~/Documents/3D_N/
File Edit View Search Terminal Help
1 [ikechukwu@zxp007 PnR]$ source ~/.cad.sh
  [ikechukwu@zxp007 PnR]$ innovus
```

(1) To begin the place and route, navigate to `~/SNPC/PnR/` on terminal and type the following commands to setup the environment and launch the innovus tool:

```
source ~/.cad.sh
innovus
```





Place & Route (Batch Mode) (2/3)


```
ikechukwu@zxp007:~/Documents/3D_NASH_FTKMCR/Tu
File Edit View Search Terminal Help
1 innovus 3> source scripts/SNPC.tcl
```

(1) After the innovus tool has been launched the graphical user interface will also be launched. However, type the following command on the terminal to launch the place and route script. *source scripts/SNPC.tcl*

Note: The place and route will take some time to complete because the design is somewhat large.



Place & Route (Batch Mode) (3/3)



(1) The image above is the output of the place and route, along with other outputs and reports in the *~/SNPC/P&R/output_files/* and *~/SNPC/P&R/reports/* directories respectively.



Place & Route (GUI Mode)

1



```
File Edit View Search Terminal Help  
[ikechukwu@zxp007 PnR]$ source ~/.cad.sh  
[ikechukwu@zxp007 PnR]$ innovus
```

(1) To begin the place and route, navigate to `~/SNPC/PnR/` on terminal and type the following commands to setup the environment and launch the innovus tool:

```
source ~/.cad.sh  
innovus
```





Step 1: Import Design



(1) Click on **File** -> (2) **Import Design**







Import design- Netlist File



(1) Click **Files** to import the netlist. (2) Click on >> to expand. (3) Go to **./input_files** folder. (4) Double click on **SNPC_net.v**. (5) Click **Close** until you get to **Design import** window.





Import design- LEF Files



(1) In Top Cell: type **SNPC**. (2) Click on **LEF files**. (3) Click on ... to add LEF files (4) Click on >> to expand and go to ~/SNPC/LIB folder. (5) Double click on **NangateOpenCellLibrary.lef** and **sram_sp_w8_b256_freepdk45.lef** (6,7) Click **Close** until you get to the **Design import** window




Import design- Analysis Setup (1/9)



(1) Click on **Create Analysis Configuration**. (2) Double click on **Library Sets** in the **MMCM Browser window** (3) On the add *Library Set* window, type **default** in *Name* (4) Click on **Add**.





Import design- Analysis Setup (2/9)



(7) In the *Timing Library* Window, go to `~/SNPC/LIB` and (8) select **typical.lib**. (9,10) select **Sram_sp_w8_b256_freepdk45_TT_1p1V_25C.lib**. Click **close**(*Timing Library Files*) and then **OK**(*Add Library Set*)




Import design- Analysis Setup (3/9)



- (1) Double click on **Delay Corners** in the *MMMC browser* window.
- (2) On the *Add Delay Corner* window, type **default** in *Name*.
- (3) Change the *Library Set* to **default**.
- (4) Click **OK**




Import design- Analysis Setup (4/9)



(1) Double click on **Constraint Modes** in the *MMDC browser* window. (2) On the *Add Constraint Mode* window, type **default** in *Name*. (3) Click on **Add**. (4) In the *SDC Constraint File* window, CLICK **>>** . (5,6) Go to **./input_files** and select **SNPC_net.sdc**. Click **Close**(*SDC Constraint File* window) and then **Ok** (*Add Constraint Mode* window).




Import design- Analysis Setup (5/9)



- (1) Double click on **Analysis Views** in the *MMMC browser* window
- (2) On the **Add Analysis View** window, type **default** in *Name*
- (3) Click **OK**




Import design- Analysis Setup (6/9)



- (1) Double click on **Analysis Views** in the *MMMC browser* window
- (2) On the *Add Setup Analysis View* window, type **default** in *Name*
- (3) Click **OK**



Import design- Analysis Setup (7/9)



- (1) Double click on **Setup Analysis Views** in the *MMMC browser* window
- (2) In the *Add Setup Analysis View* window, make sure that **Analysis View** is set to **default**
- (3) Click **OK**.
- (4) Click **save&close**.





Import design- Analysis Setup (8/9)

(1) Double click on **Hold Analysis Views** in the *MMMC browser* window. (2) In the *Add Hold Analysis View Window*, make sure that *Analysis View* is set to **default**. (3) Click **OK**. (4) Click on **Save&Close...** in the *MMMC browser* window. (5) Click **Save**





Import design- Analysis Setup (9/9)



(1) Click Ok





Import Design- Checkpoint



In the welcome screen, we can see the modules of SNPC before placement. We should save the progress at each step. (1) Click **File**-> (2) **Save Design** (3) Check **Innovus** (4) Click on the folder icon. (5) Select the **checkpoints** folder (6) Save file as **import.enc** (7) **Save** and click **OK**



Step 2: Specify Floorplan



(1) In this step we specify the floorplan Click **Floorplan**-> (2) **Specify Floorplan**. (3) Check **Die Size by**. (4) Enter 370 for Width and 220 Height. (5) Enter 15 for • **Core to Left** • **Core to Right** • **Core to Top** • **Core to Bottom**. (6) Click **OK**



Step 3: Add Halo to Block

The image shows a screenshot of the Cadence software interface. The 'Floorplan' menu is open, and the 'Edit Halo' option is selected. The 'Edit Halo' dialog box is shown with the 'Placement Halo' radio button selected, and the 'Specify Halo For' section set to 'All Blocks'. The 'Add/Update Halo' section has the 'Top', 'Bottom', 'Left', and 'Right' fields set to 0.5 um. The 'OK' button is highlighted.

1. Click on the 'Floorplan' menu.

2. Click on 'Edit Floorplan'.

3. Click on 'Edit Halo...'



4. Enter 0.5 for Top, Bottom, Left, and Right.

5. Click OK.

(1) In this step we specify the floorplan Click **Floorplan->**. (2) **Edit Floorplan**. (3) Click **Edit Halo** (4) Enter 0.5 for •**Top** • **Bottom** • **Left** • **Right**. (5) Click **OK**




Step 4: Add Core Rings



- (1) In this step we specify the floorplan Click **Power**-> (2) Select **Power Planning**.
- (3) Click **Add Rings**
- (4) Select **VDD VSS**.
- (5) Select **metal7H** for • **Top** and • **Bottom (Layer)**, select **metal6V** for • **LEFT** and • **Right (Layer)**. Enter **0.6** for **Width** and **0.5** for **Spacing**.
- (6) Check **Offset Center in Channel**
- (7) Click **OK**





Step 5: Place Macro (1/2)



- (1) Click on **Floorplan**
- (2) Select **Generate floorplan**.
- (3) Click on **Place Macro**.
- (4) Click **OK**



Step 5: Place Macro (2/2)



(1) Click on **Floorplan**. (2) Select **Floor Plan Toolbox**. (3) Select the SRAM macros by holding Ctrl and left clicking on them. (4) Set the **Shift** value to 11. (5) Click on the right arrow, and (6) the up arrow to shift once in each direction



Step 6: Add Block Rings

The screenshot shows the Cadence Power Planning interface. The main window displays a floorplan with a clock ring highlighted in red. The 'Add Rings' dialog box is open, showing the 'Basic' tab. The 'Ring Type' section has 'User defined coordinates' selected. The 'Ring Configuration' section shows settings for the ring. The 'OK' button is highlighted.

1 Click **Power** in the menu bar.

2 Select **Power Planning** in the Power menu.

3 Click **Add Ring** in the Power Planning menu.

4 Select **User defined coordinates** in the Ring Type section.

5 Select **Block ring** in the Ring Type section.


6 Enter the values **26.51 26.645 26.51 168.17 342.5575 168.17 342.5575 26.245** for the clock ring coordinates.

7 Click **OK** to confirm the ring configuration.

(1) In this step we specify the floorplan Click **Power**-> (2)Select **Power Planning**. (3) Click **Add Rings** (4) Select **User defined coordinates**. (5) Select **Block ring**. (6) Enter the values **26.51 26.645 26.51 168.17 342.5575 168.17 342.5575 26.245** for the clock ring coordinates. (7) Click **OK**





Step 7: Add Power Stripe



- (1) Click on Power->
- (2) Power Planning->
- (3) Add Stripe.
- (4) Input VDD VSS in Nets(s):
- (5) Change Layer to metal 6,
- (6) Set: • Width to 0.4 • Spacing to 0.5,
- (7) Change Set-to-set distance to 50.
- (8) Click on Mode.
- (9) Check Options.
- (10) Check Block Rings.
- (11) Click OK





Save Design Progress- Checkpoint



In the welcome screen, we can see the floorplan and the placed macros. Save the progress. (1) Click **File**-> (2) Click on **Save Design** (3) select **Innovus**. (4) Enter the **checkpoints** directory, and save the design progress as **SNPC.post_mplace.enc**. (5) Click on **OK**




Step 8: Place Standard Cell



Now we place the SNPC modules on the die: (1) Click **Place**-> (2) **Place Standard Cell**. (3) select **Run Placement in Floorplan Mode**. (4) Click **OK**



Save Design Progress- Checkpoint



In the welcome screen, we can see the floorplan and the placed macros. Save the progress. (1) Click **File**-> (2) Click on **Save Design** (3) select **Innovus**. (4) Enter the **checkpoints** directory, and save the design progress as **SNPC.post_place.enc**. (5) Click on **OK**




Step 9: Power Routing

The image shows the Cadence PCB Editor interface with the 'Route' menu open. The 'Special Route...' option is selected. The 'SRoute' dialog box is open, showing 'VDD VSS' in the 'Nets(s)' field. The 'OK' button is highlighted. Red numbers 1, 2, 3, and 4 indicate the steps: 1. Click on 'Route', 2. Click on 'Special Route...', 3. Input 'VDD VSS' in 'Nets(s)', 4. Click 'OK'.

(1) Click on **Route**-> (2) **Special Route**. (3) Input **VDD VSS** in Nets(s): (4) Click **OK**



Save Design Progress- Checkpoint



In the welcome screen, we can see the floorplan and the placed macros. Save the progress. (1) Click **File**-> (2) Click on **Save Design** (3) select **Innovus**. (4) Enter the **checkpoints** directory, and save the design progress as **SNPC.post_sroutel.enc**. (5) Click on **OK**



Step 10: Clock Tree Synthesis

```
File Edit View Search Terminal Help
innovus 2> setCTSMODE -engine ccopt 1
**WARN: (IMPCK-8080): The command setCTSMODE is obsolete and will be removed i
n the next release. This command still works in this release, but by the next re
lease you must transition to the CCOPT-based CTS flow
innovus 3> create_ccopt_clock_tree -name MY_CLK -source clk 2
Extracting original clock gating for MY_CLK...
clock_tree MY_CLK contains 400 sinks and 0 clock gates.
Extraction for MY_CLK complete.
Extracting original clock gating for MY_CLK done.
innovus 4> ccopt_design 3
```

To perform the clock tree synthesis, we have to use the following commands on the terminal from which we launched innovus.

- (1) *setCTSMODE -engine ccopt*
- (2) *create_ccopt_clock_tree -name MY_CLK -source clk*
- (3) *ccopt_design*



Step 10: Clock Tree Synthesis Report

```
File Edit View Search Terminal Help
innovus 5> report_ccopt_clock_trees -file ./reports/clock_trees.rpt
```

```
ikechukwu@zxp007:~/Documents/3D_NASH_FTKMCR/Tutorial/SNPC/P&R_new - □ x
File Edit View Search Terminal Help
innovus 7> report_ccopt_skew_groups -file ./reports/skew_groups.rpt
```


```
ikechukwu@zxp007:~/Documents/3D_NASH_FTKMCR/Tutorial/SNPC/P&R_new - □ x
File Edit View Search Terminal Help
innovus 9> report_timing -unconstrained -delay_limit 20 > ./reports/timing_report_postCCopt.rpt
```

To generate clock tree synthesis report, we have to use the following commands when the clock tree synthesis is complete.

- (1) *report_ccopt_clock_trees -file ./reports/clock_trees.rpt*
- (2) *report_ccopt_skew_groups -file ./reports/skew_groups.rpt*
- (3) *report_timing -unconstrained -delay_limit 20 > ./reports/timing_report_postCCopt.rpt*




Save Design Progress- Checkpoint



Save the progress. (1) Click **File**-> (2) Click on **Save Design** (3) select **Innovus**. (4) Enter the **checkpoints** directory, and save the design progress as **SNPC.post_cts.enc**. (5) Click on **OK**




Step 11: Global Route



Perform early global route. (1) Click **Route**-> (2) Click on **Nanoroute** -> **Route...** (3) Check **Timing Driven**. (4)Click on **OK**




Step 12: Optimization- Setting



(1) Click on **Tools**-> (2) **Set Mode**-> (3) **Specify Analysis Mode**. (4)Check **On-Chip Variation** and then (5) Click **OK**





Step 12: Optimization



(1) Click on **ECO**-> **Optimize Design**. Check **Post Route** and then click **OK**




Step 13: Add Fillers



(1) Click on **Place** -> (2) **Physical Cells**-> (3) **Add Filler**. (4) Click **Select**. (5) Select **FILLCELL_X1,2,4,8,16,32**. (6) Click **ADD**. (7) Click **Close**. -> Click **OK**



Save Design Progress- Checkpoint



Save the progress. (1) Click **File**-> (2) Click on **Save Design** (3) Enter the **checkpoints** directory, and save the design progress as **SNPC.post_route.enc**. (4) Click on **OK**



Step 14: Verification- Connectivity

The image shows the Cadence PCB Editor interface. The 'Verify' menu is open, and 'Verify Connectivity...' is selected. The 'Verify Connectivity' dialog box is displayed, showing the following settings:

- Net Type:** All (selected)
- Nets:** All (selected)
- Check:**
 - Open
 - UnConnected Pin
 - Unrouted Net
 - Connectivity Loop
 - DanglingWire (Antenna)
 - Weakly Connected Pin
 - Geometry Loop
 - Geometry Connectivity
 - Keep Previous Results
 - Divide Power Net
 - Soft PG Connect
 - Raw Violations Mark
 - Use new open Vio
 - Remove old open Vio
 - Use Virtual Connection
 - TSV Die Abstract File
- Verify Connectivity Report:** SNPC.conn.rpt
- Report Limits:** Error: 1000, Warning: 50
- Buttons:** OK (highlighted), Apply, Cancel, Help

Verify Connectivity. (1) Click **Verify**-> (2) Click on **Verify Connectivity**. (3) Click on **OK**



Step 14: Verification- Geometry

The screenshot shows the Cadence PCB Editor interface. The 'Verify' menu is open, and 'Verify Geometry...' is selected. The 'Verify Geometry' dialog box is displayed, showing various verification options. The 'OK' button is highlighted with a red box.

1

2

3

Verify Connectivity. (1) Click **Verify**-> (2) Click on **Verify Geometry**. (3) Click on **OK**



Step 14: Verification- DRC

1

2

3

Verify DRC...

Verify Geometry...

Verify Connectivity...

Verify Process Antenna...

Verify AC Limit...

Verify End Cap...

Verify Metal Density...

Verify Cut Density...

Verify Power Via...

Verify DRC

Basic Advanced

Verification Area

Entire area

Specify

X1: 0 Y1: 0

X2: 0 Y2: 0

Layer Range: Bottom Layer: metal1(1) Top Layer: metal10(10)

Disable Rules

Color Cut Spacing

Enclosure EOL Spacing

Min Area Min Cut


Min Step Protrusion

OK Apply Cancel Help

Verify Connectivity. (1) Click **Verify**-> (2) Click on **Verify DRC**. (3) Click on **OK**



Step 15: Output file- SPEF



Extract Output files: (1) Click on **Timing**-> (2) **Extract RC**. (3) Check **Save SPEF to**. (4) Click **OK**




Step 15: Output File- SDF

The screenshot shows the Cadence software interface. The 'Timing' menu is open, and the 'Write SDF...' option is highlighted with a red box and the number '2'. A red arrow points from this option to the 'Calculate Delay' dialog box. In the dialog box, the 'Ideal Clock' checkbox is checked, and the 'SDF Output File' is set to 'SNPC.sdf'. The 'OK' button is highlighted with a red box and the number '3'. The background shows a floorplan view with various components and a layer stack on the right.

Extract Output files: (1) Click on **Timing**-> (2) **Write SDF**. (3) Click **OK**




Step 15: Output File- Netlist



Save the progress. (1) Click **File**-> (2) Click on **Save**-> **Netlist** (3) Click on **OK**



Save Final Design- Checkpoint



Save the progress. (1) Click **File**-> (2) Click on **Save Design** (3) Enter the **checkpoints** directory, and save the design progress as **SNPC.final.enc**. (4) Click on **OK**